

Welcome to [E-XFL.COM](https://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | S08   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 39  |
| Program Memory Size        | 48KB (48K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 16x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rna48w1mlf">https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rna48w1mlf</a> |

# Table of Contents

|   |    |   |    |
|---|----|---|----|
| 1 Ordering parts.....                           | 4  | 5.2.2 Debug trace timing specifications.....                | 17 |
| 1.1 Determining valid orderable parts.....      | 4  | 5.2.3 FTM module timing.....                                | 17 |
| 2 Part identification.....                      | 4  | 5.3 Thermal specifications.....                             | 18 |
| 2.1 Description.....                            | 4  | 5.3.1 Thermal characteristics.....                          | 18 |
| 2.2 Format.....                                 | 4  | 6 Peripheral operating requirements and behaviors.....      | 19 |
| 2.3 Fields.....                                 | 4  | 6.1 External oscillator (XOSC) and ICS characteristics..... | 20 |
| 2.4 Example.....                                | 5  | 6.2 NVM specifications.....                                 | 21 |
| 3 Parameter Classification.....                 | 5  | 6.3 Analog.....   | 23 |
| 4 Ratings.....                                  | 5  | 6.3.1 ADC characteristics.....                              | 23 |
| 4.1 Thermal handling ratings.....               | 5  | 6.3.2 Analog comparator (ACMP) electricals.....             | 25 |
| 4.2 Moisture handling ratings.....              | 6  | 6.4 Communication interfaces.....                           | 26 |
| 4.3 ESD handling ratings.....                   | 6  | 6.4.1 SPI switching specifications.....                     | 26 |
| 4.4 Voltage and current operating ratings.....  | 6  | 6.5 Human-machine interfaces (HMI).....                     | 29 |
| 5 General.....                                  | 7  | 6.5.1 TSI electrical specifications.....                    | 29 |
| 5.1 Nonswitching electrical specifications..... | 7  | 7 Dimensions.....   | 29 |
| 5.1.1 DC characteristics.....                   | 7  | 7.1 Obtaining package dimensions.....                       | 29 |
| 5.1.2 Supply current characteristics.....       | 14 | 8 Pinout.....   | 30 |
| 5.1.3 EMC performance.....                      | 15 | 8.1 Signal multiplexing and pin assignments.....            | 30 |
| 5.2 Switching specifications.....               | 16 | 8.2 Device pin assignment.....                              | 33 |
| 5.2.1 Control timing.....                       | 16 | 9 Revision history.....                                     | 35 |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [www.freescale.com](http://www.freescale.com) and perform a part number search for the following device numbers: RN60, RN48 and RN32.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description                  | Values   |
|-------|------------------------------|--|
| S     | Qualification status         | <ul style="list-style-type: none"> <li>• S = fully qualified, general market flow</li> </ul>               |
| 9     | Memory                       | <ul style="list-style-type: none"> <li>• 9 = flash based</li> </ul>  |
| S08   | Core                         | <ul style="list-style-type: none"> <li>• S08 = 8-bit CPU</li> </ul>  |
| RN    | Device family                | <ul style="list-style-type: none"> <li>• RN</li> </ul>   |
| AA    | Approximate flash size in KB | <ul style="list-style-type: none"> <li>• 60 = 60 KB</li> <li>• 48 = 48 KB</li> <li>• 32 = 32 KB</li> </ul> |
| F1    | Fab and mask set identifier  | <ul style="list-style-type: none"> <li>• W1</li> </ul>   |
| B     | Temperature range (°C)       | <ul style="list-style-type: none"> <li>• M = -40 to 125</li> </ul>   |

*Table continues on the next page...*

| Field | Description        | Values   |
|-------|--------------------|--|
| CC    | Package designator | <ul style="list-style-type: none"> <li>• LH = 64-pin LQFP</li> <li>• LF = 48-pin LQFP</li> <li>• LC = 32-pin LQFP</li> </ul> |

## 2.4 Example

This is an example part number:

S9S08RN60W1MLH

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter Classifications**

|   |  |
|---|--|
| P | Those parameters are guaranteed during production testing on each individual device.   |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.  |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.  |

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol    | Description                   | Min. | Max. | Unit | Notes             |
|-----------|-------------------------------|------|------|------|-------------------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | <a href="#">1</a> |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | <a href="#">2</a> |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.

| Symbol    | Description   | Min.           | Max.           | Unit |
|-----------|---|----------------|----------------|------|
| $V_{DIO}$ | Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3) | -0.3           | $V_{DD} + 0.3$ | V    |
|           | Digital input voltage (true open drain pin PTA2 and PTA3)                               | -0.3           | 6              | V    |
| $V_{AIO}$ | Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage                              | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$     | Instantaneous maximum current single pin limit (applies to all port pins)               | -25            | 25             | mA   |
| $V_{DDA}$ | Analog supply voltage   | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 2. DC characteristics**

| Symbol    | C | Descriptions   |  | Min                       | Typical <sup>1</sup> | Max | Unit |
|-----------|---|--|--|---------------------------|----------------------|-----|------|
| —         | — | Operating voltage  |  | —                         | 2.7                  | —   | 5.5  |
| $V_{OH}$  | C | Output high voltage  | All I/O pins, standard-drive strength                        | 5 V, $I_{load} = -5$ mA   | $V_{DD} - 0.8$       | —   | V    |
|           | C |  |  | 3 V, $I_{load} = -2.5$ mA | $V_{DD} - 0.8$       | —   | V    |
|           | C | High current drive pins, high-drive strength <sup>2, 2</sup> | High current drive pins, high-drive strength <sup>2, 2</sup> | 5 V, $I_{load} = -20$ mA  | $V_{DD} - 0.8$       | —   | V    |
|           | C |  |  | 3 V, $I_{load} = -10$ mA  | $V_{DD} - 0.8$       | —   | V    |
| $I_{OHT}$ | D | Output high current  | Max total $I_{OH}$ for all ports                             | 5 V                       | —                    | —   | mA   |
|           |   |  |  | 3 V                       | —                    | —   |      |
| $V_{OL}$  | C | Output low voltage   | All I/O pins, standard-drive strength                        | 5 V, $I_{load} = 5$ mA    | —                    | —   | 0.8  |
|           | C |  |  | 3 V, $I_{load} = 2.5$ mA  | —                    | —   | 0.8  |
|           | C | High current drive pins, high-drive strength <sup>2</sup>    | High current drive pins, high-drive strength <sup>2</sup>    | 5 V, $I_{load} = 20$ mA   | —                    | —   | 0.8  |
|           | C |  |  | 3 V, $I_{load} = 10$ mA   | —                    | —   | 0.8  |

Table continues on the next page...

**Table 2. DC characteristics (continued)**



| Symbol                       | C | Descriptions  |  |   | Min                    | Typical <sup>1</sup>   | Max                    | Unit |
|------------------------------|---|---|--|---|------------------------|------------------------|------------------------|------|
| I <sub>OLT</sub>             | D | Output low current                                  | Max total I <sub>OL</sub> for all ports                                  |   | 5 V                    | —                      | 100                    | mA   |
|                              |   |   |  |   | 3 V                    | —                      | 50                     |      |
| V <sub>IH</sub>              | P | Input high voltage                                  | All digital inputs   |   | V <sub>DD</sub> >4.5V  | 0.70 × V <sub>DD</sub> | —                      | V    |
|                              | C |   |  |   | V <sub>DD</sub> >2.7V  | 0.75 × V <sub>DD</sub> | —                      |      |
| V <sub>IL</sub>              | P | Input low voltage                                   | All digital inputs   |   | V <sub>DD</sub> >4.5V  | —                      | 0.30 × V <sub>DD</sub> | V    |
|                              | C |   |  |   | V <sub>DD</sub> >2.7V  | —                      | 0.35 × V <sub>DD</sub> |      |
| V <sub>hys</sub>             | C | Input hysteresis                                    | All digital inputs   | —   | 0.06 × V <sub>DD</sub> | —                      | —                      | mV   |
| I <sub>Inl</sub>             | P | Input leakage current                               | All input only pins (per pin)  | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | 0.1                    | 1                      | µA   |
| I <sub>OzL</sub>             | P | Hi-Z (off-state) leakage current                    | All input/output (per pin)   | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | 0.1                    | 1                      | µA   |
| I <sub>OZTOTL</sub>          | C | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O   | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                      | 2                      | µA   |
| R <sub>PU</sub>              | P | Pullup resistors                                    | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | —   | 30.0                   | —                      | 50.0                   | kΩ   |
| R <sub>PU</sub> <sup>3</sup> | P | Pullup resistors                                    | PTA2 and PTA3 pin  | —   | 30.0                   | —                      | 60.0                   | kΩ   |
| I <sub>IC</sub>              | D | DC injection current <sup>4, 5, 6</sup>             | Single pin limit   | V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub> | -0.2                   | —                      | 2                      | mA   |
|                              |   |   | Total MCU limit, includes sum of all stressed pins                       |   | -5                     | —                      | 25                     |      |
| C <sub>In</sub>              | C | Input capacitance, all pins                         |  | —   | —                      | —                      | 7                      | pF   |
| V <sub>RAM</sub>             | C | RAM retention voltage                               |  | —   | 2.0                    | —                      | —                      | V    |



1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 3. LVD and POR Specification**

| Symbol           | C | Description                        | Min | Typ  | Max | Unit |
|------------------|---|------------------------------------|-----|------|-----|------|
| V <sub>POR</sub> | D | POR re-arm voltage <sup>1, 2</sup> | 1.5 | 1.75 | 2.0 | V    |

Table continues on the next page...

**Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (low drive strength) ( $V_{DD} = 5\text{ V}$ )****Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )****Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (low drive strength) ( $V_{DD} = 3\text{ V}$ )****Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )**

**Typical I<sub>OL</sub> Vs. V<sub>OL</sub>(low drive strength) (V<sub>DD</sub> = 5 V)****Figure 5. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)****Typical I<sub>OL</sub> Vs. V<sub>OL</sub>(low drive strength) (V<sub>DD</sub> = 3 V)****Figure 6. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)**

**Table 4. Supply current characteristics (continued)**

| Num | C | Parameter  | Symbol | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max | Unit | Temp          |
|-----|---|--|--------|----------|---------------------|----------------------|-----|------|---------------|
| 7   | C | ADC adder to stop3<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1<br>MODE = 10B<br>ADICLK = 11B                  | —      | —        | 5                   | 44                   | —   | μA   | -40 to 125 °C |
|     | C |  |        |          | 3                   | 40                   | —   |      |               |
| 8   | C | TSI adder to stop3 <sup>4</sup><br>PS = 010B<br>NSCN = 0x0F<br>EXTCHRG = 0<br>REFCHRG = 0<br>DVOLT = 01B | —      | —        | 5                   | 111                  | —   | μA   | -40 to 125 °C |
|     | C |  |        |          | 3                   | 110                  | —   |      |               |
| 9   | C | LVD adder to stop3 <sup>5</sup>  | —      | —        | 5                   | 130                  | —   | μA   | -40 to 125 °C |
|     | C |  |        |          | 3                   | 125                  | —   |      |               |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.
3. ACMP adder cause <1 μA I<sub>DD</sub> increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to [TSI electrical specifications](#).
5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.1.3.1 EMC radiated emissions operating behaviors

**Table 8. Thermal characteristics**

| Rating                                 | Symbol          | Value                                       | Unit |
|--|-----------------|---|------|
| Operating temperature range (packaged) | T <sub>A</sub>  | T <sub>L</sub> to T <sub>H</sub> -40 to 125 | °C   |
| Junction temperature range             | T <sub>J</sub>  | -40 to 135                                  | °C   |
| Thermal resistance single-layer board  |                 |   |      |
| 64-pin LQFP                            | θ <sub>JA</sub> | 71  | °C/W |
| 48-pin LQFP                            | θ <sub>JA</sub> | 81  | °C/W |
| 32-pin LQFP                            | θ <sub>JA</sub> | 86  | °C/W |
| Thermal resistance four-layer board    |                 |   |      |
| 64-pin LQFP                            | θ <sub>JA</sub> | 53  | °C/W |
| 48-pin LQFP                            | θ <sub>JA</sub> | 57  | °C/W |
| 32-pin LQFP                            | θ <sub>JA</sub> | 57  | °C/W |

The average chip-junction temperature (T<sub>J</sub>) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

T<sub>A</sub> = Ambient temperature, °C

θ<sub>JA</sub> = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

P<sub>int</sub> = I<sub>DD</sub> × V<sub>DD</sub>, Watts - chip internal power

P<sub>I/O</sub> = Power dissipation on input and output pins - user determined

For most applications, P<sub>I/O</sub> << P<sub>int</sub> and can be neglected. An approximate relationship between P<sub>D</sub> and T<sub>J</sub> (if P<sub>I/O</sub> is neglected) is:

$$P_D = K \div (T_J + 273 \text{ °C})$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2$$


where K is a constant pertaining to the particular part. K can be determined by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K, the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving the above equations iteratively for any value of T<sub>A</sub>.

## 6 Peripheral operating requirements and behaviors

**Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)  
(continued)**

| Num | C | Characteristic  | Symbol              | Min           | Typical <sup>1</sup> | Max       | Unit        |
|-----|---|---|---------------------|---------------|----------------------|-----------|-------------|
| 11  | P | Total deviation of DCO output from trimmed frequency <sup>5</sup>               | $\Delta f_{dco\_t}$ | —             | —                    | $\pm 2.0$ |             |
|     | C |   |                     |               |                      | $\pm 1.5$ | $\%f_{dco}$ |
|     | C |   |                     |               |                      | $\pm 1.0$ |             |
| 12  | C | FLL acquisition time <sup>5, 7</sup>  |                     | $t_{Acquire}$ | —                    | 2         | ms          |
| 13  | C | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup> | $C_{Jitter}$        | —             | 0.02                 | 0.2       | $\%f_{dco}$ |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.



**Figure 15. Typical crystal or resonator circuit**

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

**Table 10. Flash characteristics**

| C | Characteristic  | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 125 °C   | V <sub>prog/erase</sub> | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation   | V <sub>Read</sub>       | 2.7              | —                    | 5.5              | V                 |
| D | NVM Bus frequency   | f <sub>NVMBUS</sub>     | 1                | —                    | 25               | MHz               |
| D | NVM Operating frequency   | f <sub>NVMOP</sub>      | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks   | t <sub>VFYALL</sub>     | —                | —                    | 17338            | t <sub>cyc</sub>  |
| D | Erase Verify Flash Block  | t <sub>RD1BLK</sub>     | —                | —                    | 16913            | t <sub>cyc</sub>  |
| D | Erase Verify EEPROM Block   | t <sub>RD1BLK</sub>     | —                | —                    | 810              | t <sub>cyc</sub>  |
| D | Erase Verify Flash Section  | t <sub>RD1SEC</sub>     | —                | —                    | 484              | t <sub>cyc</sub>  |
| D | Erase Verify EEPROM Section   | t <sub>DRD1SEC</sub>    | —                | —                    | 555              | t <sub>cyc</sub>  |
| D | Read Once   | t <sub>RDONCE</sub>     | —                | —                    | 450              | t <sub>cyc</sub>  |
| D | Program Flash (2 word)  | t <sub>PGM2</sub>       | 0.12             | 0.12                 | 0.29             | ms                |
| D | Program Flash (4 word)  | t <sub>PGM4</sub>       | 0.20             | 0.21                 | 0.46             | ms                |
| D | Program Once  | t <sub>PGMONCE</sub>    | 0.20             | 0.21                 | 0.21             | ms                |
| D | Program EEPROM (1 Byte)   | t <sub>DPGM1</sub>      | 0.10             | 0.10                 | 0.27             | ms                |
| D | Program EEPROM (2 Byte)   | t <sub>DPGM2</sub>      | 0.17             | 0.18                 | 0.43             | ms                |
| D | Program EEPROM (3 Byte)   | t <sub>DPGM3</sub>      | 0.25             | 0.26                 | 0.60             | ms                |
| D | Program EEPROM (4 Byte)   | t <sub>DPGM4</sub>      | 0.32             | 0.33                 | 0.77             | ms                |
| D | Erase All Blocks  | t <sub>ERSALL</sub>     | 96.01            | 100.78               | 101.49           | ms                |
| D | Erase Flash Block   | t <sub>ERSBLK</sub>     | 95.98            | 100.75               | 101.44           | ms                |
| D | Erase Flash Sector  | t <sub>ERSPG</sub>      | 19.10            | 20.05                | 20.08            | ms                |
| D | Erase EEPROM Sector   | t <sub>DERSPG</sub>     | 4.81             | 5.05                 | 20.57            | ms                |
| D | Unsecure Flash  | t <sub>UNSECU</sub>     | 96.01            | 100.78               | 101.48           | ms                |
| D | Verify Backdoor Access Key  | t <sub>VFYKEY</sub>     | —                | —                    | 464              | t <sub>cyc</sub>  |
| D | Set User Margin Level   | t <sub>MLOADU</sub>     | —                | —                    | 407              | t <sub>cyc</sub>  |
| C | FLASH Program/erase endurance T <sub>L</sub> to T <sub>H</sub> = -40 °C to 125 °C                                     | n <sub>FLPE</sub>       | 10 k             | 100 k                | —                | Cycles            |
| C | EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C  | n <sub>FLPE</sub>       | 50 k             | 500 k                | —                | Cycles            |
| C | Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles | t <sub>D_ret</sub>      | 15               | 100                  | —                | years             |

1. Minimum times are based on maximum f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>
2. Typical times are based on typical f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>
3. Maximum times are based on typical f<sub>NVMOP</sub> and typical f<sub>NVMBUS</sub> plus aging
4. t<sub>cyc</sub> = 1 / f<sub>NVMBUS</sub>

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see the Memory section.


## 6.3 Analog

### 6.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

| Characteristic                 | Conditions   | Symb              | Min               | Typ <sup>1</sup> | Max               | Unit | Comment         |
|--------------------------------|--|-------------------|-------------------|------------------|-------------------|------|-----------------|
| Supply voltage                 | Absolute   | V <sub>DDA</sub>  | 2.7               | —                | 5.5               | V    | —               |
|                                | Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )             | ΔV <sub>DDA</sub> | -100              | 0                | +100              | mV   |                 |
| Ground voltage                 | Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup> | ΔV <sub>SSA</sub> | -100              | 0                | +100              | mV   |                 |
| Input voltage                  |  | V <sub>ADIN</sub> | V <sub>REFL</sub> | —                | V <sub>REFH</sub> | V    |                 |
| Input capacitance              |  | C <sub>ADIN</sub> | —                 | 4.5              | 5.5               | pF   |                 |
| Input resistance               |  | R <sub>ADIN</sub> | —                 | 3                | 5                 | kΩ   | —               |
| Analog source resistance       | 12-bit mode  | R <sub>AS</sub>   | —                 | —                | 2                 | kΩ   | External to MCU |
|                                | • f <sub>ADCK</sub> > 4 MHz  |                   | —                 | —                | 5                 |      |                 |
|                                | • f <sub>ADCK</sub> < 4 MHz  |                   | —                 | —                | 5                 |      |                 |
|                                | 10-bit mode  | f <sub>ADCK</sub> | —                 | —                | 10                |      |                 |
|                                | • f <sub>ADCK</sub> > 4 MHz  |                   | —                 | —                | 10                |      |                 |
|                                | 8-bit mode<br>(all valid f <sub>ADCK</sub> )                               |                   | —                 | —                | —                 |      |                 |
| ADC conversion clock frequency | High speed (ADLPC=0)   | f <sub>ADCK</sub> | 0.4               | —                | 8.0               | MHz  | —               |
|                                | Low power (ADLPC=1)  |                   | 0.4               | —                | 4.0               |      |                 |

1. Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.



**Figure 16. ADC input impedance equivalency diagram**

**Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Characteristic  | Conditions              | C | Symb              | Min | Typ <sup>1</sup> | Max | Unit |
|---|-------------------------|---|-------------------|-----|------------------|-----|------|
| Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                         | T | I <sub>DDA</sub>  | —   | 133              | —   | µA   |
| Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                         | T | I <sub>DDA</sub>  | —   | 218              | —   | µA   |
| Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                         | T | I <sub>DDA</sub>  | —   | 327              | —   | µA   |
| Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                         | T | I <sub>DDAD</sub> | —   | 582              | 990 | µA   |
| Supply current  | Stop, reset, module off | T | I <sub>DDA</sub>  | —   | 0.011            | 1   | µA   |

Table continues on the next page...



**Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Characteristic                          | Conditions                  | C | Symb                | Min                               | Typ <sup>1</sup> | Max   | Unit                |
|---|-----------------------------|---|---------------------|-----------------------------------|------------------|-------|---------------------|
| ADC asynchronous clock source           | High speed (ADLPC = 0)      | P | f <sub>ADACK</sub>  | 2                                 | 3.3              | 5     | MHz                 |
|   | Low power (ADLPC = 1)       |   |                     | 1.25                              | 2                | 3.3   |                     |
| Conversion time (including sample time) | Short sample (ADLSMP = 0)   | T | t <sub>ADC</sub>    | —                                 | 20               | —     | ADCK cycles         |
|   | Long sample (ADLSMP = 1)    |   |                     | —                                 | 40               | —     |                     |
| Sample time                             | Short sample (ADLSMP = 0)   | T | t <sub>ADS</sub>    | —                                 | 3.5              | —     | ADCK cycles         |
|   | Long sample (ADLSMP = 1)    |   |                     | —                                 | 23.5             | —     |                     |
| Total unadjusted Error <sup>2, 2</sup>  | 12-bit mode                 | T | E <sub>TUE</sub>    | —                                 | ±5.0             | —     | LSB <sup>3, 3</sup> |
|   | 10-bit mode                 | P |                     | —                                 | ±1.5             | ±2.0  |                     |
|   | 8-bit mode                  | P |                     | —                                 | ±0.7             | ±1.0  |                     |
| Differential Non-Linearity              | 12-bit mode                 | T | DNL                 | —                                 | ±1.0             | —     | LSB <sup>3</sup>    |
|   | 10-bit mode <sup>4, 4</sup> | P |                     | —                                 | ±0.25            | ±0.5  |                     |
|   | 8-bit mode <sup>4</sup>     | P |                     | —                                 | ±0.15            | ±0.25 |                     |
| Integral Non-Linearity                  | 12-bit mode                 | T | INL                 | —                                 | ±1.0             | —     | LSB <sup>3</sup>    |
|   | 10-bit mode                 | T |                     | —                                 | ±0.3             | ±0.5  |                     |
|   | 8-bit mode                  | T |                     | —                                 | ±0.15            | ±0.25 |                     |
| Zero-scale error <sup>5, 5</sup>        | 12-bit mode                 | C | E <sub>ZS</sub>     | —                                 | ±2.0             | —     | LSB <sup>3</sup>    |
|   | 10-bit mode                 | P |                     | —                                 | ±0.25            | ±1.0  |                     |
|   | 8-bit mode                  | P |                     | —                                 | ±0.65            | ±1.0  |                     |
| Full-scale error <sup>6</sup>           | 12-bit mode                 | T | E <sub>FS</sub>     | —                                 | ±2.5             | —     | LSB <sup>3</sup>    |
|   | 10-bit mode                 | T |                     | —                                 | ±0.5             | ±1.0  |                     |
|   | 8-bit mode                  | T |                     | —                                 | ±0.5             | ±1.0  |                     |
| Quantization error                      | ≤12 bit modes               | D | E <sub>Q</sub>      | —                                 | —                | ±0.5  | LSB <sup>3</sup>    |
| Input leakage error <sup>7</sup>        | all modes                   | D | E <sub>IL</sub>     | I <sub>in</sub> * R <sub>AS</sub> |                  |       | mV                  |
| Temp sensor slope                       | -40°C– 25°C                 | D | m                   | —                                 | 3.266            | —     | mV/°C               |
|   | 25°C– 125°C                 |   |                     | —                                 | 3.638            | —     |                     |
| Temp sensor voltage                     | 25°C                        | D | V <sub>TEMP25</sub> | —                                 | 1.396            | —     | V                   |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5.  $V_{ADIN} = V_{SSA}$
6.  $V_{ADIN} = V_{DDA}$
7. I<sub>in</sub> = leakage current (refer to DC characteristics)

**Table 14. SPI master mode timing (continued)**

| Nu.<br>m. | Symbol   | Description      | Min. | Max.           | Unit | Comment |
|-----------|----------|------------------|------|----------------|------|---------|
| 10        | $t_{RI}$ | Rise time input  | —    | $t_{Bus} - 25$ | ns   | —       |
|           | $t_{FI}$ | Fall time input  |      |                |      |         |
| 11        | $t_{RO}$ | Rise time output | —    | 25             | ns   | —       |
|           | $t_{FO}$ | Fall time output |      |                |      |         |

**Figure 17. SPI master mode timing (CPHA=0)****Figure 18. SPI master mode timing (CPHA=1)**

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 32-pin LQFP                              | 98ASH70029A                   |
| 48-pin LQFP                              | 98ASH00962A                   |
| 64-pin LQFP                              | 98ASS23234W                   |

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

**Table 17. Pin availability by package pin-count**

| Pin Number |         |         | Lowest Priority <--> Highest |         |         |                  |                   |
|------------|---------|---------|------------------------------|---------|---------|------------------|-------------------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                     | Alt 1   | Alt 2   | Alt 3            | Alt 4             |
| 1          | 1       | 1       | PTD1 <sup>1, 1</sup>         | KBI1P1  | FTM2CH3 | MOSI1            | —                 |
| 2          | 2       | 2       | PTD0 <sup>1</sup>            | KBI1P0  | FTM2CH2 | SPSCK1           | —                 |
| 3          | —       | —       | PTH7                         | —       | —       | —                | —                 |
| 4          | —       | —       | PTH6                         | —       | —       | —                | —                 |
| 5          | 3       | —       | PTE7                         | —       | TCLK2   | —                | —                 |
| 6          | 4       | —       | PTH2                         | —       | BUSOUT  | —                | —                 |
| 7          | 5       | 3       | —                            | —       | —       | —                | V <sub>DD</sub>   |
| 8          | 6       | 4       | —                            | —       | —       | V <sub>DDA</sub> | V <sub>REFH</sub> |
| 9          | 7       | 5       | —                            | —       | —       | V <sub>SSA</sub> | V <sub>REFL</sub> |
| 10         | 8       | 6       | —                            | —       | —       | —                | V <sub>SS</sub>   |
| 11         | 9       | 7       | PTB7                         | —       | SCL     | —                | EXTAL             |
| 12         | 10      | 8       | PTB6                         | —       | SDA     | —                | XTAL              |
| 13         | 11      | —       | —                            | —       | —       | —                | V <sub>SS</sub>   |
| 14         | —       | —       | PTH1 <sup>1</sup>            | —       | FTM2CH1 | —                | —                 |
| 15         | —       | —       | PTH0 <sup>1</sup>            | —       | FTM2CH0 | —                | —                 |
| 16         | 12      | —       | PTE6                         | —       | —       | —                | —                 |
| 17         | 13      | —       | PTE5                         | —       | —       | —                | —                 |
| 18         | 14      | 9       | PTB5 <sup>1</sup>            | FTM2CH5 | SS0     | —                | —                 |
| 19         | 15      | 10      | PTB4 <sup>1</sup>            | FTM2CH4 | MISO0   | —                | —                 |

*Table continues on the next page...*

**Table 17. Pin availability by package pin-count (continued)**

| Pin Number |         |         | Lowest Priority <--> Highest |            |         |       |                 |
|------------|---------|---------|------------------------------|------------|---------|-------|-----------------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                     | Alt 1      | Alt 2   | Alt 3 | Alt 4           |
| 20         | 16      | 11      | PTC3                         | FTM2CH3    | —       | ADP11 | —               |
| 21         | 17      | 12      | PTC2                         | FTM2CH2    | —       | ADP10 | —               |
| 22         | 18      | —       | PTD7                         | KBI1P7     | TXD2    | —     | —               |
| 23         | 19      | —       | PTD6                         | KBI1P6     | RXD2    | —     | —               |
| 24         | 20      | —       | PTD5                         | KBI1P5     | —       | —     | —               |
| 25         | 21      | 13      | PTC1                         | —          | FTM2CH1 | ADP9  | TSI7            |
| 26         | 22      | 14      | PTC0                         | —          | FTM2CH0 | ADP8  | TSI6            |
| 27         | —       | —       | PTF7                         | —          | —       | ADP15 | —               |
| 28         | —       | —       | PTF6                         | —          | —       | ADP14 | —               |
| 29         | —       | —       | PTF5                         | —          | —       | ADP13 | —               |
| 30         | —       | —       | PTF4                         | —          | —       | ADP12 | —               |
| 31         | 23      | 15      | PTB3                         | KBI0P7     | MOSI0   | ADP7  | TSI5            |
| 32         | 24      | 16      | PTB2                         | KBI0P6     | SPSCK0  | ADP6  | TSI4            |
| 33         | 25      | 17      | PTB1                         | KBI0P5     | TXD0    | ADP5  | TSI3            |
| 34         | 26      | 18      | PTB0                         | KBI0P4     | RXD0    | ADP4  | TSI2            |
| 35         | —       | —       | PTF3                         | —          | —       | —     | TSI15           |
| 36         | —       | —       | PTF2                         | —          | —       | —     | TSI14           |
| 37         | 27      | 19      | PTA7                         | FTM2FAULT2 | —       | ADP3  | TSI1            |
| 38         | 28      | 20      | PTA6                         | FTM2FAULT1 | —       | ADP2  | TSI0            |
| 39         | 29      | —       | PTE4                         | —          | —       | —     | —               |
| 40         | 30      | —       | —                            | —          | —       | —     | V <sub>SS</sub> |
| 41         | 31      | —       | —                            | —          | —       | —     | V <sub>DD</sub> |
| 42         | —       | —       | PTF1                         | —          | —       | —     | TSI13           |
| 43         | —       | —       | PTF0                         | —          | —       | —     | TSI12           |
| 44         | 32      | —       | PTD4                         | KBI1P4     | —       | —     | —               |
| 45         | 33      | 21      | PTD3                         | KBI1P3     | SS1     | —     | TSI11           |
| 46         | 34      | 22      | PTD2                         | KBI1P2     | MISO1   | —     | TSI10           |
| 47         | 35      | 23      | PTA3 <sup>2, 2</sup>         | KBI0P3     | TXD0    | SCL   | —               |
| 48         | 36      | 24      | PTA2 <sup>2</sup>            | KBI0P2     | RXD0    | SDA   | —               |
| 49         | 37      | 25      | PTA1                         | KBI0P1     | FTM0CH1 | ACMP1 | ADP1            |
| 50         | 38      | 26      | PTA0                         | KBI0P0     | FTM0CH0 | ACMP0 | ADP0            |
| 51         | 39      | 27      | PTC7                         | —          | TxD1    | —     | TSI9            |
| 52         | 40      | 28      | PTC6                         | —          | RxD1    | —     | TSI8            |
| 53         | 41      | —       | PTE3                         | —          | SS0     | —     | —               |
| 54         | 42      | —       | PTE2                         | —          | MISO0   | —     | —               |
| 55         | —       | —       | PTG3                         | —          | —       | —     | —               |
| 56         | —       | —       | PTG2                         | —          | —       | —     | —               |
| 57         | —       | —       | PTG1                         | —          | —       | —     | —               |

Table continues on the next page...

**Table 17. Pin availability by package pin-count (continued)**

| Pin Number |         |         | Lowest Priority <-- --> Highest |       |         |       |       |
|------------|---------|---------|---------------------------------|-------|---------|-------|-------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                        | Alt 1 | Alt 2   | Alt 3 | Alt 4 |
| 58         | —       | —       | PTG0                            | —     | —       | —     | —     |
| 59         | 43      | —       | PTE1 <sup>1</sup>               | —     | MOSI0   | —     | —     |
| 60         | 44      | —       | PTE0 <sup>1</sup>               | —     | SPSCK0  | TCLK1 | —     |
| 61         | 45      | 29      | PTC5                            | —     | FTM1CH1 | —     | —     |
| 62         | 46      | 30      | PTC4                            | —     | FTM1CH0 | RTCO  | —     |
| 63         | 47      | 31      | —                               | —     | —       | —     | RESET |
| 64         | 48      | 32      | —                               | —     | —       | BKGD  | MS    |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

## 8.2 Device pin assignment





Figure 21. S9S08RN60 64-pin LQFP package



**Figure 22. S9S08RN60 48-pin LQFP package**