



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 39 |
| Program Memory Size | 60KB (60K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rna60w1mlf |

- Input/Output
 - Up to 55 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP
 - 48-pin LQFP
 - 32-pin LQFP

Table of Contents

| | | | |
|---|----|---|----|
| 1 Ordering parts..... | 4 | 5.2.2 Debug trace timing specifications..... | 17 |
| 1.1 Determining valid orderable parts..... | 4 | 5.2.3 FTM module timing..... | 17 |
| 2 Part identification..... | 4 | 5.3 Thermal specifications..... | 18 |
| 2.1 Description..... | 4 | 5.3.1 Thermal characteristics..... | 18 |
| 2.2 Format..... | 4 | 6 Peripheral operating requirements and behaviors..... | 19 |
| 2.3 Fields..... | 4 | 6.1 External oscillator (XOSC) and ICS characteristics..... | 20 |
| 2.4 Example..... | 5 | 6.2 NVM specifications..... | 21 |
| 3 Parameter Classification..... | 5 | 6.3 Analog..... | 23 |
| 4 Ratings..... | 5 | 6.3.1 ADC characteristics..... | 23 |
| 4.1 Thermal handling ratings..... | 5 | 6.3.2 Analog comparator (ACMP) electricals..... | 25 |
| 4.2 Moisture handling ratings..... | 6 | 6.4 Communication interfaces..... | 26 |
| 4.3 ESD handling ratings..... | 6 | 6.4.1 SPI switching specifications..... | 26 |
| 4.4 Voltage and current operating ratings..... | 6 | 6.5 Human-machine interfaces (HMI)..... | 29 |
| 5 General..... | 7 | 6.5.1 TSI electrical specifications..... | 29 |
| 5.1 Nonswitching electrical specifications..... | 7 | 7 Dimensions..... | 29 |
| 5.1.1 DC characteristics..... | 7 | 7.1 Obtaining package dimensions..... | 29 |
| 5.1.2 Supply current characteristics..... | 14 | 8 Pinout..... | 30 |
| 5.1.3 EMC performance..... | 15 | 8.1 Signal multiplexing and pin assignments..... | 30 |
| 5.2 Switching specifications..... | 16 | 8.2 Device pin assignment..... | 33 |
| 5.2.1 Control timing..... | 16 | 9 Revision history..... | 35 |

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: RN60, RN48 and RN32.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|------------------------------|--|
| S | Qualification status | <ul style="list-style-type: none">• S = fully qualified, general market flow |
| 9 | Memory | <ul style="list-style-type: none">• 9 = flash based |
| S08 | Core | <ul style="list-style-type: none">• S08 = 8-bit CPU |
| RN | Device family | <ul style="list-style-type: none">• RN |
| AA | Approximate flash size in KB | <ul style="list-style-type: none">• 60 = 60 KB• 48 = 48 KB• 32 = 32 KB |
| F1 | Fab and mask set identifier | <ul style="list-style-type: none">• W1 |
| B | Temperature range (°C) | <ul style="list-style-type: none">• M = -40 to 125 |

Table continues on the next page...

Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (low drive strength) ($V_{DD} = 5\text{ V}$)




Figure 1. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (standard drive strength) ($V_{DD} = 5\text{ V}$)

Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (low drive strength) ($V_{DD} = 3\text{ V}$)




Figure 2. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (standard drive strength) ($V_{DD} = 3\text{ V}$)

Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 5\text{ V}$)




Figure 3. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 5\text{ V}$)

Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 3\text{ V}$)




Figure 4. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 3\text{ V}$)




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5\text{ V}$)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3\text{ V}$)




Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 5\text{ V}$)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 3\text{ V}$)

Table 4. Supply current characteristics (continued)

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typical ¹ | Max | Unit | Temp |
|-----|---|---|--------|----------|---------------------|----------------------|-----|------|---------------|
| 7 | C | ADC adder to stop3 | — | — | 5 | 44 | — | μA | -40 to 125 °C |
| | C | ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B | | | 3 | 40 | — | | |
| 8 | C | TSI adder to stop3 ⁴ | — | — | 5 | 111 | — | μA | -40 to 125 °C |
| | C | PS = 010B NSCN = 0x0F EXTCHRG = 0 REFCHRG = 0 DVOLT = 01B | | | 3 | 110 | — | | |
| 9 | C | LVD adder to stop3 ⁵ | — | — | 5 | 130 | — | μA | -40 to 125 °C |
| | C | | | | 3 | 125 | — | | |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.
3. ACMP adder cause <1 μA I_{DD} increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to [TSI electrical specifications](#).
5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.1.3.1 EMC radiated emissions operating behaviors

5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|--------------------------------|------------------------------|----------------------|------|------|
| 1 | P | Bus frequency ($t_{cyc} = 1/f_{Bus}$) | f_{Bus} | DC | — | 20 | MHz |
| 2 | P | Internal low power oscillator frequency | f_{LPO} | 0.67 | 1.0 | 1.25 | KHz |
| 3 | D | External reset pulse width ^{2, 2} | t_{extrst} | $1.5 \times t_{Self_reset}$ | — | — | ns |
| 4 | D | Reset low drive | t_{rstdrv} | $34 \times t_{cyc}$ | — | — | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | t_{MSSU} | 500 | — | — | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³ | t_{MSH} | 100 | — | — | ns |
| 7 | D | Keyboard interrupt pulse width | Asynchronous path ² | t_{ILIH} | 100 | — | ns |
| | D | | Synchronous path | t_{IHIL} | $1.5 \times t_{cyc}$ | — | ns |
| 8 | C | Port rise and fall time - Normal drive strength (HDRV_PTXx = 0) (load = 50 pF) ^{4, 4} | — | t_{Rise} | — | 10.2 | ns |
| | C | | — | t_{Fall} | — | 9.5 | ns |
| | C | Port rise and fall time - Extreme high drive strength (HDRV_PTXx = 1) (load = 50 pF) ⁴ | — | t_{Rise} | — | 5.4 | ns |
| | C | | — | t_{Fall} | — | 4.6 | ns |

1. Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.

2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 9. Reset timing




Figure 10. KBIPx timing

5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|-----------|--------------------------|---------------------|------|------|
| t_{cyc} | Clock period | Frequency dependent | | MHz |
| t_{wl} | Low pulse width | 2 | — | ns |
| t_{wh} | High pulse width | 2 | — | ns |
| t_r | Clock and data rise time | — | 3 | ns |
| t_f | Clock and data fall time | — | 3 | ns |
| t_s | Data setup | 3 | — | ns |
| t_h | Data hold | 2 | — | ns |




Figure 11. TRACE_CLKOUT specifications




Figure 12. Trace data specifications

5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 7. FTM input timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|--------------------------|------------|-----|-------------|------|
| 1 | D | External clock frequency | f_{TCLK} | 0 | $f_{Bus}/4$ | Hz |

Table continues on the next page...

6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

| Num | C | Characteristic | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|---|--------------|-----------------------|----------------------|-----|------|
| 1 | C | Oscillator crystal or resonator | Low range (RANGE = 0) | f_{lo} | 32 | — | 40 | kHz |
| | C | | High range (RANGE = 1) FEE or FBE mode ^{2, 2} | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), high gain (HGO = 1), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), low power (HGO = 0), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| 2 | D | Load capacitors | | C1, C2 | See Note ³ | | | |
| 3 | D | Feedback resistor | Low Frequency, Low-Power Mode ^{4, 4} | R_F | — | — | — | MΩ |
| | | | Low Frequency, High-Gain Mode | | — | 10 | — | MΩ |
| | | | High Frequency, Low-Power Mode | | — | 1 | — | MΩ |
| | | | High Frequency, High-Gain Mode | | — | 1 | — | MΩ |
| 4 | D | Series resistor - Low Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | | | High-Gain Mode | | — | 200 | — | kΩ |
| 5 | D | Series resistor - High Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | D | Series resistor - High Frequency, High-Gain Mode | 4 MHz | | — | 0 | — | kΩ |
| | D | | 8 MHz | | — | 0 | — | kΩ |
| | D | | 16 MHz | | — | 0 | — | kΩ |
| 6 | C | Crystal start-up time Low range = 39.0625 kHz crystal; High range = 20 MHz crystal ^{5, 5, 6} | Low range, low power | t_{CSTL} | — | 1000 | — | ms |
| | C | | Low range, high power | t_{CSTL} | — | 800 | — | ms |
| | C | | High range, low power | t_{CSTH} | — | 3 | — | ms |
| | C | | High range, high power | t_{CSTH} | — | 1.5 | — | ms |
| 7 | T | Internal reference start-up time | | t_{IRST} | — | 20 | 50 | μs |
| 8 | D | Square wave input clock frequency | FEE or FBE mode ² | f_{extal} | 0.03125 | — | 5 | MHz |
| | D | | FBELP mode | | 0 | — | 20 | MHz |
| 9 | P | Average internal reference frequency - trimmed | | f_{int_t} | — | 39.0625 | — | kHz |
| 10 | P | DCO output frequency range - trimmed | | f_{dco_t} | 16 | — | 20 | MHz |

Table continues on the next page...

**Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)
(continued)**

| Num | C | Characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|----------------------------|-----|----------------------|------|-------------------|
| 11 | P | Total deviation of DCO output from trimmed frequency ⁵ | $\Delta f_{\text{dco_t}}$ | — | — | ±2.0 | %f _{dco} |
| | C | | | | | ±1.5 | |
| | C | | | | | ±1.0 | |
| 12 | C | FLL acquisition time ^{5, 7} | t _{Acquire} | — | — | 2 | ms |
| 13 | C | Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸ | C _{Jitter} | — | 0.02 | 0.2 | %f _{dco} |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C₁, C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

| Characteristic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|--------------------------------|---|------------------|------------|------------------|------------|------------|-----------------|
| Supply voltage | Absolute | V_{DDA} | 2.7 | — | 5.5 | V | — |
| | Delta to V_{DD} ($V_{DD}-V_{DDAD}$) | ΔV_{DDA} | -100 | 0 | +100 | mV | |
| Ground voltage | Delta to V_{SS} ($V_{SS}-V_{SSA}$) ² | ΔV_{SSA} | -100 | 0 | +100 | mV | |
| Input voltage | | V_{ADIN} | V_{REFL} | — | V_{REFH} | V | |
| Input capacitance | | C_{ADIN} | — | 4.5 | 5.5 | pF | |
| Input resistance | | R_{ADIN} | — | 3 | 5 | k Ω | — |
| Analog source resistance | 12-bit mode | R_{AS} | — | — | 2 | k Ω | External to MCU |
| | • $f_{ADCK} > 4$ MHz | | — | — | 5 | | |
| | • $f_{ADCK} < 4$ MHz | | — | — | 5 | | |
| | 10-bit mode | | — | — | 5 | | |
| | • $f_{ADCK} > 4$ MHz | | — | — | 10 | | |
| | • $f_{ADCK} < 4$ MHz | | — | — | 10 | | |
| | 8-bit mode | | — | — | 10 | | |
| ADC conversion clock frequency | High speed (ADLPC=0) | f_{ADCK} | 0.4 | — | 8.0 | MHz | — |
| | Low power (ADLPC=1) | | 0.4 | — | 4.0 | | |

1. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25°C, $f_{ADCK}=1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.




Figure 16. ADC input impedance equivalency diagram


Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|------------|---|------------|-----|------------------|-----|---------|
| Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | T | I_{DDA} | — | 133 | — | μA |
| Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1 | | T | I_{DDA} | — | 218 | — | μA |
| Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | T | I_{DDA} | — | 327 | — | μA |
| Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | T | I_{DDAD} | — | 582 | 990 | μA |
| Supply current Stop, reset, module off | | T | I_{DDA} | — | 0.011 | 1 | μA |


Table continues on the next page...

Table 14. SPI master mode timing (continued)

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-------|----------|------------------|------|----------------|------|---------|
| 10 | t_{RI} | Rise time input | — | $t_{Bus} - 25$ | ns | — |
| | t_{FI} | Fall time input | | | | |
| 11 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 17. SPI master mode timing (CPHA=0)


1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

Table 15. SPI slave mode timing

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-------|--------------|--------------------------------|--------------------|----------------|-----------|---|
| 1 | f_{op} | Frequency of operation | 0 | $f_{Bus}/4$ | Hz | f_{Bus} is the bus clock as defined in . |
| 2 | t_{SPSCK} | SPSCK period | $4 \times t_{Bus}$ | — | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t_{Lead} | Enable lead time | 1 | — | t_{Bus} | — |
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{Bus} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{Bus} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 15 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 25 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{Bus} | ns | Time to data active from high-impedance state |
| 9 | t_{dis} | Slave MISO disable time | — | t_{Bus} | ns | Hold time to high-impedance state |
| 10 | t_v | Data valid (after SPSCK edge) | — | 25 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{Bus} - 25$ | ns | — |
| | t_{FI} | Fall time input | — | $t_{Bus} - 25$ | ns | — |
| 13 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | — | 25 | ns | — |



NOTE: Not defined

Figure 19. SPI slave mode timing (CPHA = 0)

Table 17. Pin availability by package pin-count (continued)

| Pin Number | | | Lowest Priority <-- --> Highest | | | | |
|------------|---------|---------|---------------------------------|------------|---------|-------|-----------------|
| 64-LQFP | 48-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 20 | 16 | 11 | PTC3 | FTM2CH3 | — | ADP11 | — |
| 21 | 17 | 12 | PTC2 | FTM2CH2 | — | ADP10 | — |
| 22 | 18 | — | PTD7 | KBI1P7 | TXD2 | — | — |
| 23 | 19 | — | PTD6 | KBI1P6 | RXD2 | — | — |
| 24 | 20 | — | PTD5 | KBI1P5 | — | — | — |
| 25 | 21 | 13 | PTC1 | — | FTM2CH1 | ADP9 | TSI7 |
| 26 | 22 | 14 | PTC0 | — | FTM2CH0 | ADP8 | TSI6 |
| 27 | — | — | PTF7 | — | — | ADP15 | — |
| 28 | — | — | PTF6 | — | — | ADP14 | — |
| 29 | — | — | PTF5 | — | — | ADP13 | — |
| 30 | — | — | PTF4 | — | — | ADP12 | — |
| 31 | 23 | 15 | PTB3 | KBI0P7 | MOSI0 | ADP7 | TSI5 |
| 32 | 24 | 16 | PTB2 | KBI0P6 | SPSCK0 | ADP6 | TSI4 |
| 33 | 25 | 17 | PTB1 | KBI0P5 | TXD0 | ADP5 | TSI3 |
| 34 | 26 | 18 | PTB0 | KBI0P4 | RXD0 | ADP4 | TSI2 |
| 35 | — | — | PTF3 | — | — | — | TSI15 |
| 36 | — | — | PTF2 | — | — | — | TSI14 |
| 37 | 27 | 19 | PTA7 | FTM2FAULT2 | — | ADP3 | TSI1 |
| 38 | 28 | 20 | PTA6 | FTM2FAULT1 | — | ADP2 | TSI0 |
| 39 | 29 | — | PTE4 | — | — | — | — |
| 40 | 30 | — | — | — | — | — | V _{SS} |
| 41 | 31 | — | — | — | — | — | V _{DD} |
| 42 | — | — | PTF1 | — | — | — | TSI13 |
| 43 | — | — | PTF0 | — | — | — | TSI12 |
| 44 | 32 | — | PTD4 | KBI1P4 | — | — | — |
| 45 | 33 | 21 | PTD3 | KBI1P3 | SS1 | — | TSI11 |
| 46 | 34 | 22 | PTD2 | KBI1P2 | MISO1 | — | TSI10 |
| 47 | 35 | 23 | PTA3 ^{2, 2} | KBI0P3 | TXD0 | SCL | — |
| 48 | 36 | 24 | PTA2 ² | KBI0P2 | RXD0 | SDA | — |
| 49 | 37 | 25 | PTA1 | KBI0P1 | FTM0CH1 | ACMP1 | ADP1 |
| 50 | 38 | 26 | PTA0 | KBI0P0 | FTM0CH0 | ACMP0 | ADP0 |
| 51 | 39 | 27 | PTC7 | — | TxD1 | — | TSI9 |
| 52 | 40 | 28 | PTC6 | — | RxD1 | — | TSI8 |
| 53 | 41 | — | PTE3 | — | SS0 | — | — |
| 54 | 42 | — | PTE2 | — | MISO0 | — | — |
| 55 | — | — | PTG3 | — | — | — | — |
| 56 | — | — | PTG2 | — | — | — | — |
| 57 | — | — | PTG1 | — | — | — | — |

Table continues on the next page...

Table 17. Pin availability by package pin-count (continued)

| Pin Number | | | Lowest Priority <-- --> Highest | | | | |
|------------|---------|---------|---------------------------------|-------|---------|-------|-------|
| 64-LQFP | 48-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 58 | — | — | PTG0 | — | — | — | — |
| 59 | 43 | — | PTE1 ¹ | — | MOSI0 | — | — |
| 60 | 44 | — | PTE0 ¹ | — | SPSCK0 | TCLK1 | — |
| 61 | 45 | 29 | PTC5 | — | FTM1CH1 | — | — |
| 62 | 46 | 30 | PTC4 | — | FTM1CH0 | RTCO | — |
| 63 | 47 | 31 | — | — | — | — | RESET |
| 64 | 48 | 32 | — | — | — | BKGD | MS |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.




Figure 22. S9S08RN60 48-pin LQFP package

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.