



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gpfv-g">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gpfv-g</a>

\*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : Operating Voltage Range

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V



### 3. Pin Description

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
80 81	82 83	X0 X1	A (Oscillation)	High speed crystal oscillator input pins
78	80	X0A	A (Oscillation)	Low speed crystal oscillator input pins. For the one clock system parts, perform external pull-down processing.
77	79	X1A		Low speed crystal oscillator input pins. For the one clock system parts, leave it open.
75	77	RST	B	External reset request input pin
50	52	HST	C	Hardware standby input pin
83 to 90	85 to 92	P00 to P07	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
91 to 98	93 to 100	P10 to P17	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		AD08 to AD15		I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.
99 to 6	1 to 8	P20 to P27	I	General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "1".
		A16 to A23		8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "0".
7	9	P30	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
8	10	P31	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		RD		Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.
10	12	P32	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled.
		WRL		Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. WR is write-strobe output pin for the 8 bits of the data bus in 8-bit access.
		WR		

(Continued)





Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
11	13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.

*(Continued)*

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
20	22	P44	G	General I/O port. This function is enabled when UART1 disables the clock output.
		SCK1		Serial clock pulse I/O pin for UART1. This function is enabled when UART1 enables the serial clock output.
22	24	P45	G	General I/O port. This function is enabled when UART1 disables the serial data output.
		SOT1		Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output.
23	25	P46	G	General I/O port. This function is enabled when the Extended I/O serial interface disables the serial data output.
		SOT2		Serial data output pin for the Extended I/O serial interface. This function is enabled when the Extended I/O serial interface enables the serial data output.
24	26	P47	G	General I/O port. This function is enabled when the Extended I/O serial interface disables the clock output.
		SCK2		Serial clock pulse I/O pin for the Extended I/O serial interface . This function is enabled when the Extended I/O serial interface enables the Serial clock output.
26	28	P50	D	General I/O port. This function is always enabled.
		SIN2		Serial data input pin for the Extended I/O serial interface . Set the corresponding Port Direction Register to input if this function is used.
27 to 30	29 to 32	P51 to P54	D	General I/O port. This function is always enabled.
		INT4 to INT7		External interrupt request input pins for INT4 to INT7. Set the corresponding Port Direction Register to input if this function is used.
31	33	P55	D	General I/O port. This function is always enabled.
		ADTG		Trigger input pin for the A/D converter. Set the corresponding Port Direction Register to input if this function is used.
36 to 39	38 to 41	P60 to P63	E	General I/O port. This function is enabled when the analog input enable register specifies a port.
		AN0 to AN3		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.
41 to 44	43 to 46	P64 to P67	E	General I/O port. The function is enabled when the analog input enable register specifies a port.
		AN4 to AN7		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.
45	47	P56	D	General I/O port. This function is always enabled.
		TIN0		Event input pin for the 16-bit reload timers 0. Set the corresponding Port Direction Register to input if this function is used.



*(Continued)*

#### 4. I/O Circuit Type

Circuit type	Diagram	Remarks
A	 <p>X1, X1A X0, X0A Standby control signal</p>	<ul style="list-style-type: none"> <li>■ High-speed oscillation feedback resistor : 1 MΩ approx.</li> <li>■ Low-speed oscillation feedback resistor: 10 MΩ approx.</li> </ul>
B	 <p>R (Pull-up) R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS Hysteresis input</li> <li>■ Pull-up resistor : 50 kΩ approx.</li> </ul>
C	 <p>R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS Hysteresis input</li> </ul>
D	 <p>Vcc P-ch N-ch R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS Hysteresis input</li> </ul>


*(Continued)*

*(Continued)*

Circuit type	Diagram	Remarks
H	 <p>This circuit diagram shows a CMOS inverter with a hysteresis input. It consists of two NMOS transistors (N-ch) and two PMOS transistors (P-ch). The top PMOS is controlled by a control signal (CNTL) and the bottom NMOS is controlled by an inverted CNTL signal. The drain of the top PMOS is connected to the source of the bottom NMOS. The drain of the bottom NMOS is connected to the output node. The source of the top PMOS is connected to Vcc. The source of the bottom NMOS is connected to ground. A resistor R is connected between the output node and a CMOS hysteresis input stage. The hysteresis input stage is represented by a triangle symbol.</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS Hysteresis input</li> <li>■ Programmable pull-up resistor : 50 kΩ approx.</li> </ul>
I	 <p>This circuit diagram shows a CMOS inverter with a hysteresis input and a TTL level input. It consists of three NMOS transistors (N-ch) and three PMOS transistors (P-ch). The top PMOS is controlled by a control signal (CNTL) and the middle PMOS is controlled by an inverted CNTL signal. The drain of the top PMOS is connected to the source of the middle NMOS. The drain of the middle NMOS is connected to the source of the bottom NMOS. The drain of the bottom NMOS is connected to the output node. The source of the top PMOS is connected to Vcc. The source of the middle NMOS is connected to ground. A resistor R is connected between the output node and a CMOS hysteresis input stage. Another resistor R is connected between the output node and a TTL level input stage. The TTL level input stage is represented by a triangle symbol.</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS Hysteresis input</li> <li>■ TTL level input (Flash devices in Flash writer mode only)</li> <li>■ Programmable pullup resistor : 50 kΩ approx.</li> </ul>

## 7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access  $00C000H$  accesses the value at  $FFC000H$  in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between  $FF4000H$  and  $FFFFFH$  is visible in bank 00, while the image between  $FF0000H$  and  $FF3FFFH$  is visible only in bank FF.

## 8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
00 <sub>H</sub>	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXX <sub>B</sub>
01 <sub>H</sub>	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXX <sub>B</sub>
02 <sub>H</sub>	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXX <sub>B</sub>
03 <sub>H</sub>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXX <sub>B</sub>
04 <sub>H</sub>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXX <sub>B</sub>
05 <sub>H</sub>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXX <sub>B</sub>
06 <sub>H</sub>	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXX <sub>B</sub>
07 <sub>H</sub>	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXX <sub>B</sub>
08 <sub>H</sub>	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXX <sub>B</sub>
09 <sub>H</sub>	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXX <sub>B</sub>
0A <sub>H</sub>	Port A data register	PDRA	R/W	Port A	-----X <sub>B</sub>
0B <sub>H</sub> to 0F <sub>H</sub>	Reserved				
10 <sub>H</sub>	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
11 <sub>H</sub>	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
12 <sub>H</sub>	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
13 <sub>H</sub>	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
14 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
15 <sub>H</sub>	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
16 <sub>H</sub>	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
17 <sub>H</sub>	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
18 <sub>H</sub>	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 <sub>B</sub>
19 <sub>H</sub>	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0 <sub>B</sub>
1A <sub>H</sub>	Port A direction register	DDRA	R/W	Port A	-----0 <sub>B</sub>
1B <sub>H</sub>	Analog Input Enable register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
1C <sub>H</sub>	Port 0 Pullup control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
1D <sub>H</sub>	Port 1 Pullup control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
1E <sub>H</sub>	Port 2 Pullup control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
1F <sub>H</sub>	Port 3 Pullup control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
20 <sub>H</sub>	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0 <sub>B</sub>
21 <sub>H</sub>	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>
22 <sub>H</sub>	Serial input data register 0/ Serial output data register 0	UIDR0/UODR0	R/W		XXXXXXXXX <sub>B</sub>
23 <sub>H</sub>	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0X <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
24H	Serial mode register 1	SMR1	R/W	UART1	0 0 0 0 0 0 0B
25H	Serial control register 1	SCR1	R/W		0 0 0 0 1 0 0B
26H	Serial input data register 1/ Serial output data register 1	SIDR1/SODR1	R/W		XXXXXXXXB
27H	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0B
28H	UART1 prescaler control register	CDCR	R/W		0_ _ _ 1 1 1 1B
29H	Serial Edge select register	SES1	R/W		-----0B
2AH	Prohibited				
2BH	Serial I/O prescaler	SCDCR	R/W	Extended I/O Serial Interface	0_ _ _ 1 1 1 1B
2CH	Serial mode control register	SMCS	R/W		-----0 0 0 0B
2DH	Serial mode control register	SMCS	R/W		0 0 0 0 0 0 1 0B
2EH	Serial data register	SDR	R/W		XXXXXXXXB
2FH	Serial Edge select register	SES2	R/W		-----0B
30H	External interrupt enable register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0B
31H	External interrupt request register	EIRR	R/W		XXXXXXXXB
32H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
33H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
34H	A/D control status register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0B
35H	A/D control status register 1	ADCS1	R/W		0 0 0 0 0 0 0 0B
36H	A/D data register 0	ADCR0	R		XXXXXXXXB
37H	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XXB
38H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_ 0 0 _ _ 1B
39H	PPG1 operation mode control register	PPGC1	R/W		0_ 0 0 0 0 0 1B
3AH	PPG0/1 clock selection register	PPG01	R/W		0 0 0 0 0 _ _ B
3BH	Prohibited				
3CH	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0_ 0 0 0 _ _ 1B
3DH	PPG3 operation mode control register	PPGC3	R/W		0_ 0 0 0 0 0 1B
3EH	PPG2/3 Clock Selection Register	PPG23	R/W		0 0 0 0 0 0 _ _ B
3FH	Prohibited				
40H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0_ 0 0 0 _ _ 1B
41H	PPG5 operation mode control register	PPGC5	R/W		0_ 0 0 0 0 0 1B
42H	PPG4/5 clock selection register	PPG45	R/W		0 0 0 0 0 0 _ _ B
43H	Prohibited				
44H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0_ 0 0 0 _ _ 1B
45H	PPG7 operation mode control register	PPGC7	R/W		0_ 0 0 0 0 0 1B
46H	PPG6/7 clock selection register	PPG67	R/W		0 0 0 0 0 0 _ _ B

*(Continued)*

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Resource name</b>	<b>Initial value</b>
3900 <sub>H</sub>	Reload L	PRLL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXXX <sub>B</sub>
3901 <sub>H</sub>	Reload H	PRLH0	R/W		XXXXXXXXX <sub>B</sub>
3902 <sub>H</sub>	Reload L	PRLL1	R/W		XXXXXXXXX <sub>B</sub>
3903 <sub>H</sub>	Reload H	PRLH1	R/W		XXXXXXXXX <sub>B</sub>
3904 <sub>H</sub>	Reload L	PRLL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXXX <sub>B</sub>
3905 <sub>H</sub>	Reload H	PRLH2	R/W		XXXXXXXXX <sub>B</sub>
3906 <sub>H</sub>	Reload L	PRLL3	R/W		XXXXXXXXX <sub>B</sub>
3907 <sub>H</sub>	Reload H	PRLH3	R/W		XXXXXXXXX <sub>B</sub>
3908 <sub>H</sub>	Reload L	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXXX <sub>B</sub>
3909 <sub>H</sub>	Reload H	PRLH4	R/W		XXXXXXXXX <sub>B</sub>
390A <sub>H</sub>	Reload L	PRLL5	R/W		XXXXXXXXX <sub>B</sub>
390B <sub>H</sub>	Reload H	PRLH5	R/W		XXXXXXXXX <sub>B</sub>
390C <sub>H</sub>	Reload L	PRLL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXXX <sub>B</sub>
390D <sub>H</sub>	Reload H	PRLH6	R/W		XXXXXXXXX <sub>B</sub>
390E <sub>H</sub>	Reload L	PRLL7	R/W		XXXXXXXXX <sub>B</sub>
390F <sub>H</sub>	Reload H	PRLH7	R/W		XXXXXXXXX <sub>B</sub>
3910 <sub>H</sub> to 3917 <sub>H</sub>	Reserved				
3918 <sub>H</sub>	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXXX <sub>B</sub>
3919 <sub>H</sub>	Input Capture Register 0	IPCP0	R		XXXXXXXXX <sub>B</sub>
391A <sub>H</sub>	Input Capture Register 1	IPCP1	R		XXXXXXXXX <sub>B</sub>
391B <sub>H</sub>	Input Capture Register 1	IPCP1	R		XXXXXXXXX <sub>B</sub>
391C <sub>H</sub>	Input Capture Register 2	IPCP2	R	Input Capture 2/3	XXXXXXXXX <sub>B</sub>
391D <sub>H</sub>	Input Capture Register 2	IPCP2	R		XXXXXXXXX <sub>B</sub>
391E <sub>H</sub>	Input Capture Register 3	IPCP3	R		XXXXXXXXX <sub>B</sub>
391F <sub>H</sub>	Input Capture Register 3	IPCP3	R		XXXXXXXXX <sub>B</sub>
3920 <sub>H</sub>	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXXX <sub>B</sub>
3921 <sub>H</sub>	Input Capture Register 4	IPCP4	R		XXXXXXXXX <sub>B</sub>
3922 <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXXX <sub>B</sub>
3923 <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXXX <sub>B</sub>
3924 <sub>H</sub>	Input Capture Register 6	IPCP6	R	Input Capture 6/7	XXXXXXXXX <sub>B</sub>
3925 <sub>H</sub>	Input Capture Register 6	IPCP6	R		XXXXXXXXX <sub>B</sub>
3926 <sub>H</sub>	Input Capture Register 7	IPCP7	R		XXXXXXXXX <sub>B</sub>
3927 <sub>H</sub>	Input Capture Register 7	IPCP7	R		XXXXXXXXX <sub>B</sub>

*(Continued)*

## 9. CAN Controller

The MB90540G series contains two CAN controllers (CAN0 and CAN1) , the MB90545G series contains only one (CAN0) . The Evaluation Chip MB90V540G also has two CAN controllers.

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

### List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070 <sub>H</sub>	000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000071 <sub>H</sub>	000081 <sub>H</sub>				
000072 <sub>H</sub>	000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000073 <sub>H</sub>	000083 <sub>H</sub>				
000074 <sub>H</sub>	000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000075 <sub>H</sub>	000085 <sub>H</sub>				
000076 <sub>H</sub>	000086 <sub>H</sub>	Transmit complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000077 <sub>H</sub>	000087 <sub>H</sub>				
000078 <sub>H</sub>	000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000079 <sub>H</sub>	000089 <sub>H</sub>				
00007A <sub>H</sub>	00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00007B <sub>H</sub>	00008B <sub>H</sub>				
00007C <sub>H</sub>	00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00007D <sub>H</sub>	00008D <sub>H</sub>				
00007E <sub>H</sub>	00008E <sub>H</sub>	Receive interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00007F <sub>H</sub>	00008F <sub>H</sub>				

(Continued)

**List of Message Buffers (DLC Registers and Data Registers)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A60 <sub>H</sub>	003C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003C61 <sub>H</sub>				
003A62 <sub>H</sub>	003C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003C63 <sub>H</sub>				
003A64 <sub>H</sub>	003C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003C65 <sub>H</sub>				
003A66 <sub>H</sub>	003C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003C67 <sub>H</sub>				
003A68 <sub>H</sub>	003C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003C69 <sub>H</sub>				
003A6A <sub>H</sub>	003C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003C6B <sub>H</sub>				
003A6C <sub>H</sub>	003C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003C6D <sub>H</sub>				
003A6E <sub>H</sub>	003C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003C6F <sub>H</sub>				
003A70 <sub>H</sub>	003C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX
003A71 <sub>H</sub>	003C71 <sub>H</sub>				
003A72 <sub>H</sub>	003C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003C73 <sub>H</sub>				
003A74 <sub>H</sub>	003C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003C75 <sub>H</sub>				
003A76 <sub>H</sub>	003C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003C77 <sub>H</sub>				
003A78 <sub>H</sub>	003C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003C79 <sub>H</sub>				
003A7A <sub>H</sub>	003C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003C7B <sub>H</sub>				
003A7C <sub>H</sub>	003C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003C7D <sub>H</sub>				
003A7E <sub>H</sub>	003C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003C7F <sub>H</sub>				
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	003C80 <sub>H</sub> to 003C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

## 11.4 AC Characteristics

### 11.4.1 Clock Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 3.5 V to 5.5 V, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 5.0 V ± 10%, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	f <sub>c</sub>	X0, X1	3	—	16	MHz	No multiplier When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			8	—	16	MHz	PLL multiplied by 1 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			4	—	8	MHz	PLL multiplied by 2 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	4	MHz	PLL multiplied by 4 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5	MHz	When using an oscillator circuit V <sub>cc</sub> < 4.5 V(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
			3	—	16	MHz	No multiplier When using an external clock
			8	—	16	MHz	PLL multiplied by 1 When using an external clock
			4	—	8	MHz	PLL multiplied by 2 When using an external clock
			3	—	5.33	MHz	PLL multiplied by 3 When using an external clock
	f <sub>CL</sub>	X0A, X1A	—	32.768	—	kHz	

(Continued)

#### 11.4.5 Bus Timing (Read)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	$t_{CP}/2 - 20$	$t_{CP}/2 - 20$	—	ns	
Valid address $\rightarrow$ ALE $\downarrow$ time	$t_{AVLL}$	ALE, A16 to A23, AD00 to AD15		$t_{CP}/2 - 20$	—	ns	
ALE $\downarrow$ $\rightarrow$ Address valid time	$t_{LLAX}$	ALE, AD00 to AD15		$t_{CP}/2 - 15$	—	ns	
Valid address $\rightarrow$ RD $\downarrow$ time	$t_{AVRL}$	A16 to A23, AD00 to AD15, RD		$t_{CP} - 15$	—	ns	
Valid address $\rightarrow$ Valid data input	$t_{AVDV}$	A16 to A23, AD00 to AD15		—	$5 t_{CP}/2 - 60$	ns	
RD pulse width	$t_{RLRH}$	RD		$3 t_{CP}/2 - 20$	—	ns	
RD $\downarrow$ $\rightarrow$ Valid data input	$t_{RLDV}$	RD, AD00 to AD15		—	$3 t_{CP}/2 - 60$	ns	
RD $\uparrow$ $\rightarrow$ Data hold time	$t_{RHDX}$	RD, AD00 to AD15		0	—	ns	
RD $\uparrow$ $\rightarrow$ ALE $\uparrow$ time	$t_{RH LH}$	RD, ALE		$t_{CP}/2 - 15$	—	ns	
RD $\uparrow$ $\rightarrow$ Address valid time	$t_{RH AX}$	RD, A16 to A23		$t_{CP}/2 - 10$	—	ns	
Valid address $\rightarrow$ CLK $\uparrow$ time	$t_{AVCH}$	A16 to A23, AD00 to AD15, CLK		$t_{CP}/2 - 20$	—	ns	
RD $\downarrow$ $\rightarrow$ CLK $\uparrow$ time	$t_{RLCH}$	RD, CLK		$t_{CP}/2 - 20$	—	ns	
ALE $\downarrow$ $\rightarrow$ RD $\downarrow$ time	$t_{LLRL}$	ALE, RD		$t_{CP}/2 - 15$	—	ns	

#### 11.4.6 Bus Timing (Write)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )  
 (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Valid address $\rightarrow \overline{WR}\downarrow$ time	$t_{AVWL}$	A16 to A23 AD00 to AD15, $\overline{WR}$	$t_{CP} - 15$ $3 t_{CP}/2 - 20$ $3 t_{CP}/2 - 20$ 20 $t_{CP}/2 - 10$ $t_{CP}/2 - 15$ $t_{CP}/2 - 20$	$t_{CP} - 15$	—	ns	
WR pulse width	$t_{WLWH}$	WR		$3 t_{CP}/2 - 20$	—	ns	
Valid data output $\rightarrow \overline{WR}\uparrow$ time	$t_{DVWH}$	AD00 to AD15, WR		$3 t_{CP}/2 - 20$	—	ns	
$\overline{WR}\uparrow \rightarrow$ Data hold time	$t_{WHDX}$	AD00 to AD15, WR		20	—	ns	
$\overline{WR}\uparrow \rightarrow$ Address valid time	$t_{WHAX}$	A16 to A23, $\overline{WR}$		$t_{CP}/2 - 10$	—	ns	
$\overline{WR}\uparrow \rightarrow$ ALE $\uparrow$ time	$t_{WHLH}$	$\overline{WR}$ , ALE		$t_{CP}/2 - 15$	—	ns	
$\overline{WR}\uparrow \rightarrow$ CLK $\uparrow$ time	$t_{WLCH}$	$\overline{WR}$ , CLK		$t_{CP}/2 - 20$	—	ns	




#### 11.4.7 Ready Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.




#### 11.4.12 Trigger Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$	INT0 to INT7, ADTG	—	5 $t_{CP}$	—	ns	Under nomal operation
	$t_{TRGL}$			1	—	$\mu\text{s}$	In stop mode

#### ■ Trigger Input Timing



### 11.5.2 A/D Converter Glossary

- Resolution : Analog changes that are identifiable with the A/D converter
- Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics
- Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{\text{AVRH} - \text{AVRL}}{1024} [\text{V}]$$

$$V_{OT} \text{ (Theoretical value)} = \text{AVRL} + 0.5 \text{ LSB} [\text{V}]$$

$$V_{FST} \text{ (Theoretical value)} = \text{AVRH} - 1.5 \text{ LSB} [\text{V}]$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

V<sub>NT</sub> : Voltage at a transition of digital output from (N - 1) to N

(Continued)

■ Power supply current (MB90F549G)

