

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	<u>.</u>
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gpmc-gse1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Starting by an external trigger input. Conversion time : 26.3  $\mu$ s

FULL-CAN interfaces
MB90540G series : 2 channels
MB90545G series : 1 channel
Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

- External bus interface : Maximum address space 16 Mbytes
- Package: QFP-100, LQFP-100



MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G					
Operation clock frequency : fsys/21,	fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock	frequency)					
Supports External Event Count func	tion						
Signals an interrupt when overflow							
Supports Timer Clear when a match	with Output Compare (Channel 0)						
Operation clock freq. : fsys/2 <sup>2</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>8</sup> (fsys = System clock freq.)							
Signals an interrupt when a match w	rith 16-bit Free-run Timer						
Four 16-bit compare registers							
A pair of compare registers can be u	sed to generate an output signal						
Rising edge, falling edge or rising &	falling edge sensitive						
Four 16-bit Capture registers							
Signals an interrupt upon external e	vent						
Supports 8-bit and 16-bit operation r	nodes						
Eight 8-bit reload counters							
Eight 8-bit reload registers for L puls	e width						
Eight 8-bit reload registers for H puls	se width						
		unter or as 8-bit prescaler plus 8-bit					
reload counter							
4 output pins							
Operation clock freq. : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 $\mu$ s@fosc = 4 MHz							
(fsys = System clock frequency, for	sc = Oscillation clock frequency)						
Conforms to CAN Specification Vers	ion 2.0 Part A and B						
Automatic re-transmission in case of	ferror						
Automatic transmission responding	to Remote Frame						
Prioritized 16 massage buffers for da	ata and ID's supports multipe massag	ges					
Flexible configuration of acceptance	filtering :						
Full bit compare/Full bit mask/Two p	artial bit masks						
Supports up to 1 Mbps							
Sub-clock for low power operation							
Can be programmed edge sensitive	or level sensitive						
External access using the selectable	e 8-bit or 16-bit bus is enabled						
(external bus mode.)							
Virtually all external pins can be use	d as general purpose I/O						
All push-pull outputs and schmitt trig	ger inputs						
Bit-wise programmable as input/outp	out or peripheral signal						
Sub-clock for 32 kHz Sub clock low power operation							
Supports automatic programming, E	mbeded Algorithm						
Write/Erase/Erase-Suspend/Erase-F	Resume commands						
=	ock						
Erase can be performed on each block Block protection by externally programmed voltage							
	MB90F549G (S) /F546G (S) MB90F548GL(S) Operation clock frequency : fsys/2 <sup>1</sup> , Supports External Event Count funct Signals an interrupt when overflow Supports Timer Clear when a match Operation clock freq. : fsys/2 <sup>2</sup> , fsys/2 Signals an interrupt when a match w Four 16-bit compare registers A pair of compare registers can be u Rising edge, falling edge or rising & Four 16-bit Capture registers Signals an interrupt upon external even Supports 8-bit and 16-bit operation r Eight 8-bit reload counters Eight 8-bit reload registers for L puls Eight 8-bit reload registers for L puls Eight 8-bit reload counters can be reload counter 4 output pins Operation clock freq. : fsys, fsys/2 <sup>1</sup> , f (fsys = System clock frequency, fos Conforms to CAN Specification Vers Automatic re-transmission in case of Automatic transmission responding f Prioritized 16 massage buffers for da Flexible configuration of acceptance Full bit compare/Full bit mask/Two p Supports up to 1 Mbps Sub-clock for low power operation Can be programmed edge sensitive External access using the selectable (external bus mode.) Virtually all external pins can be use All push-pull outputs and schmitt trig Bit-wise programmable as input/outp Sub-clock for 32 kHz Sub clock low Supports automatic programming, E Write/Erase/Erase-Suspend/Erase-F A flag indicating completion of the al Number of erase cycles : 10,000 tim Data retention time : 10 years Boot block configuration	MB90F349G (S) //F340G (S) MB90F348GL(S)     MB90548G (S) MB90549G (S)       Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock Supports External Event Count function       Signals an interrupt when overflow       Supports Timer Clear when a match with Output Compare (Channel 0)       Operation clock freq. : fsys/2 <sup>2</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>6</sup> (fsys = System clock       Signals an interrupt when a match with 16-bit Free-run Timer       Four 16-bit compare registers       A pair of compare registers       A pair of compare registers       Signals an interrupt when external event       Supports 8-bit and 16-bit operation modes       Eight 8-bit reload counters       Eight 8-bit reload registers for L pulse width       Eight 8-bit reload counters can be configured as one 16-bit reload courter       Volperation clock freq. : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 µs@fc       (fsys = System clock frequency, fosc = Oscillation clock frequency)       Conforms to CAN Specification Version 2.0 Part A and B       Automatic re-transmission in case of error       Automatic re-transmission in case of error       Automatic transmission responding to Remote Frame       Prioritized 16 massage buffers for data and ID's supports multipe massa       Supports up to 1 Mbps       Sub-clock for low power opera					

\*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.



# 3. Pin Description

Pin No.		Diaman	0:	Function			
LQFP*2	QFP <sup>∗1</sup>	Pin name	Circuit type	Function			
80 81	82 83	X0 X1	A (Oscillation)	High speed crystal oscillator input pins			
78	80	X0A	А	Low speed crystal oscillator input pins. For the one clock system parts, perfom external pull-down processing.			
77	79	X1A	(Oscillation)	Low speed crystal oscillator input pins. For the one clock system parts, leave it open.			
75	77	RST	В	External reset request input pin			
50	52	HST	С	Hardware standby input pin			
00.45.00	05 40 00	P00 to P07		General I/O port with programmable pullup. This function is enabled in the single-chip mode.			
83 to 90	85 to 92	AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.			
		P10 to P17		General I/O port with programmable pullup. This function is enabled in the single-chip mode.			
91 to 98	93 to 100	AD08 to AD15	-1	I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.			
00.1-0	4 1 2	P20 to P27		General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control resister (HACR) are set to "1".			
99 to 6	1 to 8	A16 to A23		8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control resister (HACR) are set to "0".			
7		P30		General I/O port with programmable pullup. This function is enabled in the single-chip mode.			
7	9	ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.			
0	10	P31		General I/O port with programmable pullup. This function is enabled in the single-chip mode.			
8	10	RD		Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.			
		P32		General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled.			
10	12	WRL WR	1	Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR/WRL}$ pin output are enabled. $\overline{WRL}$ is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. $\overline{WR}$ is write-strobe output pin for the 8 bits of the data bus in 8-bit access.			



No.	Din namo		Function				
QFP*1	Finnanie	Circuit type	Function				
	P33		General I/O port with programmable pullup. This f <u>unction is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.</u>				
13	WRH	Ĩ	Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.				
14	P34		General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.				
14	HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.				
15	P35		General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.				
15	HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.				
16	P36		General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.				
10	RDY	1	Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.				
17	P37	L	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.				
17	CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.				
10	P40	6	General I/O port. This function is enabled when UART0 disables the serial data output.				
10	SOT0	G	Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.				
10	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.				
19	SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.				
	P42		General I/O port. This function is always enabled.				
20	SINO	G	Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.				
	P43		General I/O port. This function is always enabled.				
21	SIN1	G	Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.				
	QFP"1     13     14     15     16     17     18     19     20	Pin name       QFP"1     P33       13     P33       13     WRH       14     P34       14     P35       15     HAR       16     P36       17     P37       17     CLK       18     P40       19     P41       20     P42       21     P43	Pin name     Circuit type       QFP'1     P33     []       13     P33     []       13     WRH     []       13     WRH     []       14     P34     []       14     P34     []       14     P34     []       15     P35     []       15     P35     []       16     P36     []       RDY     []     []       16     RDY     []       17     P37     []       18     P40     []       19     P40     []       19     P41     []       20     P41     []       21     P43     []				

\_\_\_\_\_



### (Continued)

Pin	No.	Pin name	Circuit type	Function
LQFP*2	QFP <sup>∗1</sup>	Finname	Circuit type	Function
		P95		General I/O port. This function is always enabled.
72	74	RX0	D	RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
		P96		General I/O port. This function is enabled when CAN1 disables the output.
73	75	TX1	D	TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series) .
		P97		General I/O port. This function is always enabled.
74	76	RX1	D	RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series) .
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AVcc	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to $AV_{CC}$ is applied to $V_{CC}$ .
35	37	AVss	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	с	Input pins for specifying the operating mode. The pins must be directly connected to Vcc or Vss.
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to Vcc or Vss.
25	27	С	-	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 $\mu\text{F}$ ceramic capacitor.
21, 82	23, 84	Vcc	Power supply	Input pin for power supply (5.0 V) .
9, 40, 79	11, 42, 81	Vss	Power supply	Input pin for power supply (0.0 V) .

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20





## 5. Handling Devices

#### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

■ The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVcc, AVRH) to exceed the digital power-supply voltage.


#### (2) Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k $\Omega$ .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

#### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected. Below is a diagram of how to use external clock.



#### (4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

#### (5) Power supply pins (Vcc/Vss)

In products with multiple V<sub>cc</sub> or V<sub>ss</sub> pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electromagnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pins near the device.





#### (6) Pull-up/down resistors

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

#### (7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

#### (8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### (9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

#### (10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

#### (11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V).




#### (12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If RST pin is "H", the outputs become indeterminate.

■ If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follow.





## 8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	Хв
0Bн to 0Fн	Reserved				
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000
<b>14</b> H	Port 4 direction register	DDR4	R/W	Port 4	00000000
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17н	Port 7 direction register	DDR7	R/W	Port 7	00000000
18н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19н	Port 9 direction register	DDR9	R/W	Port 9	00000000
1Ан	Port A direction register	DDRA	R/W	Port A	0в
1Вн	Analog Input Enable register	ADER	R/W	Port 6, A/D	1111111 <sub>B</sub>
1Cн	Port 0 Pullup control register	PUCR0	R/W	Port 0	00000000
1Dн	Port 1 Pullup control register	PUCR1	R/W	Port 1	00000000
1Ен	Port 2 Pullup control register	PUCR2	R/W	Port 2	00000000
1F⊦	Port 3 Pullup control register	PUCR3	R/W	Port 3	00000000
20н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21н	Serial Status Register 0	USR0	R/W	]	0001000в
22н	Serial input data register 0/ Serial output data register 0	UIDR0/UODR0	R/W	UART0	XXXXXXXXB
23н	Rate and data register 0	URD0	R/W	]	0000000Хв



Address	Register	Abbreviation	Access	Resource name	Initial value
A2н to A4н	Prohibited				
А5н	Automatic ready function select register	ARSR	W		0011_00в
А6н	External address output control register	HACR	W	External Memory Access	00000000
А7н	Bus control signal selection register	ECSR	W		000000_в
А8н	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
А9н	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 0 0 1 0 Ов
ААн	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0B
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
АЕн	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	000Х000в
AFн	Prohibited		•		
В0н	Interrupt control register 00	ICR00	R/W		00000111в
В1н	Interrupt control register 01	ICR01	R/W		00000111в
В2н	Interrupt control register 02	ICR02	R/W	-	00000111в
ВЗн	Interrupt control register 03	ICR03	R/W	-	00000111в
В4н	Interrupt control register 04	ICR04	R/W		00000111в
В5н	Interrupt control register 05	ICR05	R/W		00000111в
В6н	Interrupt control register 06	ICR06	R/W		00000111в
В7н	Interrupt control register 07	ICR07	R/W	Interrupt	00000111в
В8н	Interrupt control register 08	ICR08	R/W	controller	00000111в
В9н	Interrupt control register 09	ICR09	R/W		00000111в
ВАн	Interrupt control register 10	ICR10	R/W		00000111в
ВВн	Interrupt control register 11	ICR11	R/W		00000111в
ВСн	Interrupt control register 12	ICR12	R/W		00000111в
BDн	Interrupt control register 13	ICR13	R/W		00000111в
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		00000111в
COн to FFн	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF1⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF2⊦	Program address detection register 0	PADR0	R/W	Address Match Detection Function	XXXXXXXXB
1FF3⊦	Program address detection register 1	PADR1	R/W		XXXXXXXXB
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXB
1FF5⊦	Program address detection register 1	PADR1	R/W		XXXXXXXXB



### (Continued)

Address		De sietes	Abbreviation	A	Initial Value	
CAN0	CAN1	Register	Abbreviation	Access	Initial Value	
003А3Сн	003С3Сн				XXXXXXXX XXXXXXXxx	
003А3Dн	003C3DH	ID register 7	IDR7	R/W	~~~~~	
003А3Ен	003С3Ен			10,00	XXXXX XXXXXXXXB	
003A3Fн	003C3Fн					
003A40н	003C40 <sub>H</sub>				XXXXXXXX XXXXXXXB	
003A41н	003C41н	ID register 8	IDR8	R/W	~~~~~	
003A42н	003C42 <sub>H</sub>		IDRO	N/ V V	XXXXX XXXXXXXXB	
003A43н	003C43н				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
003A44н	003C44н				XXXXXXXX XXXXXXX	
003A45н	003C45н	ID register 9	IDR9	R/W		
003А46н	003C46н		IDK9	N/ V V	XXXXX XXXXXXXx	
003A47н	003C47н					
003A48н	003C48н				XXXXXXXX XXXXXXX	
003A49н	003C49н	ID register 10	IDR10	R/W		
003А4Ан	003C4Ан				XXXXX XXXXXXXxB	
003A4Bн	003C4Bн				~~~~~	
003А4Сн	003C4CH		IDR11		XXXXXXXX XXXXXXXxx	
003A4Dн	003C4DH	ID register 11		R/W	~~~~~	
003А4Ен	003C4Eн				XXXXX XXXXXXXx	
003A4Fн	003C4Fн				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
003А50н	003С50н		IDR12	R/W	XXXXXXXX XXXXXXXxx	
003А51н	003C51н	– ID register 12				
003А52н	003С52н				XXXXX XXXXXXXx	
003А53н	003С53н					
003A54 <sub>H</sub>	003C54н				XXXXXXXX XXXXXXX	
003А55н	003C55н	– ID register 13	IDR13	R/W		
003A56н	003С56н		IDICI3	1.7.00	XXXXX XXXXXXXXB	
003А57н	003C57н					
003A58н	003C58н				XXXXXXXX XXXXXXXxx	
003А59н	003C59н	ID register 14		P/M		
003А5Ан	003С5Ан	– ID register 14	IDR14	R/W	XXXXX XXXXXXXB	
003A5BH	003С5Вн					
003А5Сн	003С5Сн				XXXXXXXX XXXXXXXxx	
003A5Dн	003C5Dн	ID register 15	IDR15	R/W		
003A5Eн	003C5Eн	ID register 15			XXXXX XXXXXXXx	
003A5Fн	003C5Fн					




### List of Message Buffers (DLC Registers and Data Registers)

Ad	Idress	<b>B</b> 14				
CAN0	CAN1	Register	Abbreviation	Access	Initial Value	
003A60н	003C60н		DI CDO	DAA		
003A61н	003C61н	– DLC register 0	DLCR0	R/W	XXXXB	
003А62н	003C62н		DI CD4	DAA		
003A63н	003C63н	DLC register 1	DLCR1	R/W	XXXXB	
003A64н	003C64 <sub>H</sub>		DI CD2	DAA		
003А65н	003C65н	DLC register 2	DLCR2	R/W	XXXX <sub>B</sub>	
003А66н	003C66н			DAM	~~~~	
<b>003А67</b> н	003C67н	DLC register 3	DLCR3	R/W	XXXXB	
003A68н	003C68н			DAM	~~~~	
003A69н	003C69н	DLC register 4	DLCR4	R/W	XXXX <sub>B</sub>	
003А6Ан	003С6Ан	DL C register 5		DAM	~~~~	
003А6Вн	003С6Вн	DLC register 5	DLCR5	R/W	XXXXB	
003А6Сн	003С6Сн			R/W	XXXXB	
003A6Dн	003C6DH	DLC register 6	DLCR6	R/VV		
003А6Ен	003C6Eн	DI C register 7	DLCR7	R/W	XXXXB	
003A6Fн	003C6Fн	DLC register 7	DLCR7	R/VV		
003А70н	003С70н	DI C register 9	DLCR8	R/W	XXXX	
003A71н	003C71н	DLC register 8	DLCRO	R/VV		
003А72н	003С72н	DI C register 0	DLCR9	R/W	XXXXB	
003А73н	003С73н	DLC register 9	DLCR9	r///		
003A74н	003C74н	DLC register 10	DLCR10	R/W	XXXXB	
003A75н	003C75н		DECKTO	N/ W		
003А76н	003C76н	DLC register 11	DLCR11	R/W	XXXXB	
003A77н	003C77н		DECKTI	N/ W		
003A78н	003C78н	DLC register 12	DLCR12	R/W	XXXX <sub>B</sub>	
003A79н	003C79н	DLC register 12	DEGITIZ	1.7.00	^^^B	
003А7Ан	003С7Ан	DLC register 13	DLCR13	R/W	XXXXB	
003A7Bн	003C7Bн		DECKIS	N/ W		
003A7Cн	003C7Cн	DI C register 14	DLCR14	R/W	XXXXB	
003A7DH	003C7Dн	DLC register 14	DLON 14			
003A7Eн	003C7Eн	– DLC register 15	DLCR15	R/W	XXXXB	
003A7Fн	003C7Fн		DLORIG	1.7.00	////	
003А80н	003С80н				XXXXXXXB	
to 003А87н	to 003C87н	Data register 0 (8 bytes)	DTR0	R/W	to XXXXXXXXB	

\_\_\_\_\_



- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- □ Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



## **11.2 Recommended Conditions**

 $(V_{SS} = AV_{SS} = 0.0 V)$ 


Parameter	Symbol	Value			Units	Remarks
raiameter	Symbol	Min	Тур	Max	Units	Remarks
	Vcc, AVcc	4.5	5.0	5.5		Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)
Power supply voltage					V	Under normal operation when A/D conveter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.5	5.0	5.5	v	Under normal operation when A/D conveter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.0	-	5.5	V	Maintain RAM data in stop mode
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*
Operating temperature	TA	-40	—	+105	°C	

\*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.





### **11.4 AC Characteristics**

### 11.4.1 Clock Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V\_{CC} = 5.0 V ± 10\%, V\_{SS} = AV\_{SS} = 0.0 V, T\_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C})

Parameter	Symbol	Pin name		Value		Units	Remarks
Farameter	Symbol		Min	Тур	Max	Units	Reliarks
			3	_	16	MHz	No multiplier When using an oscillator circuit $V_{cc} = 5.0 \text{ V} \pm 10\%$
			8	_	16	MHz	PLL multiplied by 1 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$
			4	_	8	MHz	PLL multiplied by 2 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$
	fc	X0, X1	3	_	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$
Oscillation frequency			3	_	4	MHz	PLL multiplied by 4 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$
			3	_	5	MHz	When using an oscillator circuit Vcc < 4.5 V(MB90F548GL(S)/543G(S)/ 547G(S)/548G(S))
			3	_	16	MHz	No multiplier When using an external clock
			8	_	16	MHz	PLL multiplied by 1 When using an external clock
			4	_	8	MHz	PLL multiplied by 2 When using an external clock
			3	_	5.33	MHz	PLL multiplied by 3 When using an external clock
			3	_	4	MHz	PLL multiplied by 4 When using an external clock
	fc∟	X0A, X1A	-	32.768	-	kHz	





### (Continued)


 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V\_{CC} = 5.0 V ± 10\%, V\_{SS} = AV\_{SS} = 0.0 V, T\_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})

	Symbol	Pin name	Value				<b>_</b>		
Parameter			Min	Тур	Max	Units	Remarks		
Clock cycle time	tcyl.	X0, X1	62.5	_	333	ns	No multiplier When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			62.5	-	125	ns	PLL multiplied by 1 When using an oscillator circuit $V_{CC} = 5.0 V \pm 10\%$		
			125	_	250	ns	PLL multiplied by 2 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			187.5	_	333	ns	PLL multiplied by 3 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			250	-	333	ns	PLL multiplied by 4 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			200	-	333	ns	When using an oscillator circuit Vcc < 4.5 V(MB90F548GL(S)/543G(S)/ 547G(S)/548G(S))		
			62.5	-	333	ns	No multiplier When using an external clock		
			62.5	-	125	ns	PLL multiplied by 1 When using an external clock		
			125	_	250	ns	PLL multiplied by 2 When using an external clock		
			187.5	-	333	ns	PLL multiplied by 3 When using an external clock		
			250	_	333	ns	PLL multiplied by 4 When using an external clock		
	<b>t</b> LCYL	X0A, X1A	-	30.5	-	μs			
Input clock pulse width	Pwh, Pwl	X0	10	—	—	ns	Duty ratio is about $30\%$ to $70\%$ .		
Input clock pulse width	Pwlh, Pwll	X0A	-	15.2	—	μs			
Input clock rise and fall time	tcr, tcf	X0	_	-	5	ns	When using an external clock		
Machine clock frequency	fcp	-	1.5	—	16	MHz	When using main clock		
	flcp	-	-	8.192	_	kHz	When using sub-clock		
Machine clock cycle time	tcp	-	62.5	—	666	ns	When using main clock		
	<b>t</b> LCP	-	-	122.1	_	μs	When using sub-clock		












### 11.4.10 Timer Input Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V\_{CC} = 5.0 V ± 10\%, V\_{SS} = AV\_{SS} = 0.0 V, T\_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})


Parameter	Symbol	Pin name	Condition	Va	ue	Units	Remarks
Falanetei				Min	Max		
Input pulse width	tтіwн	TIN0, TIN1	_	4 tcp	_	ns	
	t⊤ıw∟	IN0 to IN7					



#### 11.4.11 Timer Output Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ °C to } + 105 \text{ °C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V\_{CC} = 5.0 V ± 10%, V\_{SS} = AV\_{SS} = 0.0 V, T\_A = -40 \text{ °C to } + 105 \text{ °C})

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
i arameter				Min	Max	Units	Remarks
$CLK^{\uparrow} \to T_{OUT}$ change time	tто	TOT0 , TOT1, PPG0 to PPG3	_	30	_	ns	





### 11.5.2 A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow \rightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow \rightarrow$  "11 1111 1111") from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.

