



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9005">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9005</a>

## Contents

Features.....	1	Interrupt Map.....	35
Product Lineup .....	4	Electrical Characteristics.....	37
Pin Assignment .....	7	Example Characteristics.....	61
Pin Description .....	9	Ordering Information.....	66
I/O Circuit Type .....	14	Package Dimensions.....	67
Handling Devices.....	17	Major Changes.....	69
Block Diagram .....	21	Document History.....	69
Memory Map.....	22	Sales, Solutions, and Legal Information .....	70
I/O Map.....	23		
CAN Controller.....	29		

\*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : Operating Voltage Range

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
11	13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.

*(Continued)*





(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
72	74	P95	D	General I/O port. This function is always enabled.
		RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
		TX1		TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series).
74	76	P97	D	General I/O port. This function is always enabled.
		RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series).
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AV <sub>cc</sub>	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>cc</sub> is applied to V <sub>cc</sub> .
35	37	AV <sub>ss</sub>	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>cc</sub> .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V <sub>cc</sub>	Power supply	Input pin for power supply (5.0 V).
9, 40, 79	11, 42, 81	V <sub>ss</sub>	Power supply	Input pin for power supply (0.0 V).

\*1 : FPT-100P-M06


\*2 : FPT-100P-M20

#### 4. I/O Circuit Type

Circuit type	Diagram	Remarks
A	 <p>X1, X1A X0, X0A Standby control signal</p>	<ul style="list-style-type: none"> <li>■ High-speed oscillation feedback resistor : 1 MΩ approx.</li> <li>■ Low-speed oscillation feedback resistor: 10 MΩ approx.</li> </ul>
B	 <p>R (Pull-up) R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS Hysteresis input</li> <li>■ Pull-up resistor : 50 kΩ approx.</li> </ul>
C	 <p>R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS Hysteresis input</li> </ul>
D	 <p>Vcc P-ch N-ch R CMOS Hysteresis input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS Hysteresis input</li> </ul>

*(Continued)*

## 6. Block Diagram



\* : Only the MB90540G series has two channels

## 8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
00 <sub>H</sub>	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXX <sub>B</sub>
01 <sub>H</sub>	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXX <sub>B</sub>
02 <sub>H</sub>	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXX <sub>B</sub>
03 <sub>H</sub>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXX <sub>B</sub>
04 <sub>H</sub>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXX <sub>B</sub>
05 <sub>H</sub>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXX <sub>B</sub>
06 <sub>H</sub>	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXX <sub>B</sub>
07 <sub>H</sub>	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXX <sub>B</sub>
08 <sub>H</sub>	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXX <sub>B</sub>
09 <sub>H</sub>	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXX <sub>B</sub>
0A <sub>H</sub>	Port A data register	PDRA	R/W	Port A	-----X <sub>B</sub>
0B <sub>H</sub> to 0F <sub>H</sub>	Reserved				
10 <sub>H</sub>	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
11 <sub>H</sub>	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
12 <sub>H</sub>	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
13 <sub>H</sub>	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
14 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
15 <sub>H</sub>	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
16 <sub>H</sub>	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
17 <sub>H</sub>	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
18 <sub>H</sub>	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 <sub>B</sub>
19 <sub>H</sub>	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0 <sub>B</sub>
1A <sub>H</sub>	Port A direction register	DDRA	R/W	Port A	-----0 <sub>B</sub>
1B <sub>H</sub>	Analog Input Enable register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
1C <sub>H</sub>	Port 0 Pullup control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
1D <sub>H</sub>	Port 1 Pullup control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
1E <sub>H</sub>	Port 2 Pullup control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
1F <sub>H</sub>	Port 3 Pullup control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
20 <sub>H</sub>	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0 <sub>B</sub>
21 <sub>H</sub>	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>
22 <sub>H</sub>	Serial input data register 0/ Serial output data register 0	UIDR0/UODR0	R/W		XXXXXXXXX <sub>B</sub>
23 <sub>H</sub>	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0X <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
24H	Serial mode register 1	SMR1	R/W	UART1	0 0 0 0 0 0 0B
25H	Serial control register 1	SCR1	R/W		0 0 0 0 1 0 0B
26H	Serial input data register 1/ Serial output data register 1	SIDR1/SODR1	R/W		XXXXXXXXB
27H	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0B
28H	UART1 prescaler control register	CDCR	R/W		0_ _ _ 1 1 1 1B
29H	Serial Edge select register	SES1	R/W		-----0B
2AH	Prohibited				
2BH	Serial I/O prescaler	SCDCR	R/W	Extended I/O Serial Interface	0_ _ _ 1 1 1 1B
2CH	Serial mode control register	SMCS	R/W		-----0 0 0 0B
2DH	Serial mode control register	SMCS	R/W		0 0 0 0 0 0 1 0B
2EH	Serial data register	SDR	R/W		XXXXXXXXB
2FH	Serial Edge select register	SES2	R/W		-----0B
30H	External interrupt enable register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0B
31H	External interrupt request register	EIRR	R/W		XXXXXXXXB
32H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
33H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
34H	A/D control status register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0B
35H	A/D control status register 1	ADCS1	R/W		0 0 0 0 0 0 0 0B
36H	A/D data register 0	ADCR0	R		XXXXXXXXB
37H	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XXB
38H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_ 0 0 _ _ 1B
39H	PPG1 operation mode control register	PPGC1	R/W		0_ 0 0 0 0 0 1B
3AH	PPG0/1 clock selection register	PPG01	R/W		0 0 0 0 0 _ _ B
3BH	Prohibited				
3CH	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0_ 0 0 0 _ _ 1B
3DH	PPG3 operation mode control register	PPGC3	R/W		0_ 0 0 0 0 0 1B
3EH	PPG2/3 Clock Selection Register	PPG23	R/W		0 0 0 0 0 0 _ _ B
3FH	Prohibited				
40H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0_ 0 0 0 _ _ 1B
41H	PPG5 operation mode control register	PPGC5	R/W		0_ 0 0 0 0 0 1B
42H	PPG4/5 clock selection register	PPG45	R/W		0 0 0 0 0 0 _ _ B
43H	Prohibited				
44H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0_ 0 0 0 _ _ 1B
45H	PPG7 operation mode control register	PPGC7	R/W		0_ 0 0 0 0 0 1B
46H	PPG6/7 clock selection register	PPG67	R/W		0 0 0 0 0 0 _ _ B

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		0 0 0 0 0 0 0 0 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0 0 0 0 0 0 0 _B
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0 <sub>H</sub>	Program address detection register 0	PADRO	R/W	Address Match Detection Function	XXXXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003B00 <sub>H</sub>	003D00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 0----0-1 <sub>B</sub>
003B01 <sub>H</sub>	003D01 <sub>H</sub>				
003B02 <sub>H</sub>	003D02 <sub>H</sub>	Last event indicator register	LEIR	R/W	----- 000-0000 <sub>B</sub>
003B03 <sub>H</sub>	003D03 <sub>H</sub>				
003B04 <sub>H</sub>	003D04 <sub>H</sub>	Receive/transmit error counter register	RTEC	R	00000000 00000000 <sub>B</sub>
003B05 <sub>H</sub>	003D05 <sub>H</sub>				
003B06 <sub>H</sub>	003D06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 11111111 <sub>B</sub>
003B07 <sub>H</sub>	003D07 <sub>H</sub>				
003B08 <sub>H</sub>	003D08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003B09 <sub>H</sub>	003D09 <sub>H</sub>				
003B0A <sub>H</sub>	003D0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
003B0B <sub>H</sub>	003D0B <sub>H</sub>				
003B0C <sub>H</sub>	003D0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003B0D <sub>H</sub>	003D0D <sub>H</sub>				
003B0E <sub>H</sub>	003D0E <sub>H</sub>	Transmit request enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
003B0F <sub>H</sub>	003D0F <sub>H</sub>				
003B10 <sub>H</sub>	003D10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003B11 <sub>H</sub>	003D11 <sub>H</sub>				
003B12 <sub>H</sub>	003D12 <sub>H</sub>				
003B13 <sub>H</sub>	003D13 <sub>H</sub>				
003B14 <sub>H</sub>	003D14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003B15 <sub>H</sub>	003D15 <sub>H</sub>				
003B16 <sub>H</sub>	003D16 <sub>H</sub>				
003B17 <sub>H</sub>	003D17 <sub>H</sub>				
003B18 <sub>H</sub>	003D18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003B19 <sub>H</sub>	003D19 <sub>H</sub>				
003B1A <sub>H</sub>	003D1A <sub>H</sub>				
003B1B <sub>H</sub>	003D1B <sub>H</sub>				

#### List of Message Buffers (ID Registers)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A00 <sub>H</sub> to 003A1F <sub>H</sub>	003C00 <sub>H</sub> to 003C1F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003A20 <sub>H</sub>	003C20 <sub>H</sub>				
003A21 <sub>H</sub>	003C21 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
003A22 <sub>H</sub>	003C22 <sub>H</sub>				
003A23 <sub>H</sub>	003C23 <sub>H</sub>				

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A24 <sub>H</sub>	003C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>	003C25 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>	003C26 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A27 <sub>H</sub>	003C27 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	003C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>	003C29 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>	003C2A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2B <sub>H</sub>	003C2B <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	003C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>	003C2D <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>	003C2E <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2F <sub>H</sub>	003C2F <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	003C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>	003C31 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>	003C32 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A33 <sub>H</sub>	003C33 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A34 <sub>H</sub>	003C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>	003C35 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>	003C36 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A37 <sub>H</sub>	003C37 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	003C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>	003C39 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>	003C3A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A3B <sub>H</sub>	003C3B <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A88 <sub>H</sub> to 003A8F <sub>H</sub>	003C88 <sub>H</sub> to 003C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A90 <sub>H</sub> to 003A97 <sub>H</sub>	003C90 <sub>H</sub> to 003C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A98 <sub>H</sub> to 003A9F <sub>H</sub>	003C98 <sub>H</sub> to 003C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA0 <sub>H</sub> to 003AA7 <sub>H</sub>	003CA0 <sub>H</sub> to 003CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA8 <sub>H</sub> to 003AAF <sub>H</sub>	003CA8 <sub>H</sub> to 003CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB0 <sub>H</sub> to 003AB7 <sub>H</sub>	003CB0 <sub>H</sub> to 003CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB8 <sub>H</sub> to 003ABF <sub>H</sub>	003CB8 <sub>H</sub> to 003CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC0 <sub>H</sub> to 003AC7 <sub>H</sub>	003CC0 <sub>H</sub> to 003CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC8 <sub>H</sub> to 003ACF <sub>H</sub>	003CC8 <sub>H</sub> to 003CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD0 <sub>H</sub> to 003AD7 <sub>H</sub>	003CD0 <sub>H</sub> to 003CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD8 <sub>H</sub> to 003ADF <sub>H</sub>	003CD8 <sub>H</sub> to 003CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE0 <sub>H</sub> to 003AE7 <sub>H</sub>	003CE0 <sub>H</sub> to 003CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE8 <sub>H</sub> to 003AEF <sub>H</sub>	003CE8 <sub>H</sub> to 003CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF0 <sub>H</sub> to 003AF7 <sub>H</sub>	003CF0 <sub>H</sub> to 003CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF8 <sub>H</sub> to 003AFF <sub>H</sub>	003CF8 <sub>H</sub> to 003cff <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>

## 10. Interrupt Map

Interrupt cause	EI <sup>2</sup> OS clear	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N/A	#08	FFFFFDCH	—	—
INT9 instruction	N/A	#09	FFFFFD8H	—	—
Exception	N/A	#10	FFFFFD4H	—	—
CAN 0 RX	N/A	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N/A	#12	FFFFFCCH		
CAN 1 RX	N/A	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS	N/A	#14	FFFFC4H		
External Interrupt INT0/INT1	*1	#15	FFFFC0H	ICR02	0000B2H
Time Base Timer	N/A	#16	FFFFBCH		
16-bit Reload Timer 0	*1	#17	FFFFB8H	ICR03	0000B3H
8/10-bit A/D Converter	*1	#18	FFFFB4H		
16-bit Free-run Timer	N/A	#19	FFFFB0H	ICR04	0000B4H
External Interrupt INT2/INT3	*1	#20	FFFFACH		
Serial I/O	*1	#21	FFFFA8H	ICR05	0000B5H
8/16-bit PPG 0/1	N/A	#22	FFFFA4H		
Input Capture 0	*1	#23	FFFFA0H	ICR06	0000B6H
External Interrupt INT4/INT5	*1	#24	FFFF9CH		
Input Capture 1	*1	#25	FFFF98H	ICR07	0000B7H
8/16-bit PPG 2/3	N/A	#26	FFFF94H		
External Interrupt INT6/INT7	*1	#27	FFFF90H	ICR08	0000B8H
Watch Timer	N/A	#28	FFFF8CH		
8/16-bit PPG 4/5	N/A	#29	FFFF88H	ICR09	0000B9H
Input Capture 2/3	*1	#30	FFFF84H		
8/16-bit PPG 6/7	N/A	#31	FFFF80H	ICR10	0000BAH
Output Compare 0	*1	#32	FFFF7CH		
Output Compare 1	*1	#33	FFFF78H	ICR11	0000BBH
Input Capture 4/5	*1	#34	FFFF74H		
Output Compare 2/3 - Input Capture 6/7	*1	#35	FFFF70H	ICR12	0000BCH
16-bit Reload Timer 1	*1	#36	FFFF6CH		
UART 0 RX	*2	#37	FFFF68H	ICR13	0000BDH
UART 0 TX	*1	#38	FFFF64H		
UART 1 RX	*2	#39	FFFF60H	ICR14	0000BEH
UART 1 TX	*1	#40	FFFF5CH		
Flash Memory	N/A	#41	FFFF58H	ICR15	0000BFH
Delayed interrupt	N/A	#42	FFFF54H		

(Continued)

## 11.2 Recommended Conditions

( $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )

Parameter	Symbol	Value			Units	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{CC}, AV_{CC}$	4.5	5.0	5.5	V	Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.5	5.0	5.5		Under normal operation when A/D converter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.0	—	5.5	V	Under normal operation when A/D converter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
Smooth capacitor	$C_s$	0.022	0.1	1.0	$\mu\text{F}$	*
Operating temperature	$T_A$	-40	—	+105	$^{\circ}\text{C}$	


\*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### ■ C Pin Connection Diagram



*(Continued)*

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>CC</sub> = 3.5 V to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks		
				Min	Typ	Max				
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	Internal frequency : 16 MHz, At normal operating	—	40	55	mA			
			Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device		
	I <sub>CCS</sub>		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA			
			V <sub>CC</sub> = 5.0 V ± 10%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	µA			
	I <sub>CTS</sub>			—	600	1100	µA	MB90F548GL (S) only		
				—	200	400	µA	MB90543G(S)/547G(S)/548(S) only		
	I <sub>CCL</sub>		Internal frequency : 8 kHz, At sub operation, T <sub>A</sub> = 25 °C	—	400	750	µA	MB90F548GL only		
				—	50	100	µA	MASK ROM		
				—	150	300	µA	Flash device		
	I <sub>CCLS</sub>		Internal frequency : 8 kHz, At sub sleep, T <sub>A</sub> = 25 °C	—	15	40	µA			
	I <sub> CCT</sub>		Internal frequency : 8 kHz, At timer mode, T <sub>A</sub> = 25 °C	—	7	25	µA			
	I <sub>CCH1</sub>		At stop, T <sub>A</sub> = 25 °C	—	5	20	µA			
	I <sub>CCH2</sub>		At hardware standby mode, T <sub>A</sub> = 25 °C	—	50	100	µA			
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, AVR <sub>L</sub> , C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF			

\* : The power supply current testing conditions are when using the external clock.

## 11.4 AC Characteristics

### 11.4.1 Clock Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 3.5 V to 5.5 V, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 5.0 V ± 10%, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	f <sub>c</sub>	X0, X1	3	—	16	MHz	No multiplier When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			8	—	16	MHz	PLL multiplied by 1 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			4	—	8	MHz	PLL multiplied by 2 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	4	MHz	PLL multiplied by 4 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5	MHz	When using an oscillator circuit V <sub>cc</sub> < 4.5 V(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
			3	—	16	MHz	No multiplier When using an external clock
			8	—	16	MHz	PLL multiplied by 1 When using an external clock
			4	—	8	MHz	PLL multiplied by 2 When using an external clock
			3	—	5.33	MHz	PLL multiplied by 3 When using an external clock
	f <sub>CL</sub>	X0A, X1A	—	32.768	—	kHz	

(Continued)


#### 11.4.5 Bus Timing (Read)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	$t_{CP}/2 - 20$	$t_{CP}/2 - 20$	—	ns	
Valid address $\rightarrow$ ALE $\downarrow$ time	$t_{AVLL}$	ALE, A16 to A23, AD00 to AD15		$t_{CP}/2 - 20$	—	ns	
ALE $\downarrow$ $\rightarrow$ Address valid time	$t_{LLAX}$	ALE, AD00 to AD15		$t_{CP}/2 - 15$	—	ns	
Valid address $\rightarrow$ RD $\downarrow$ time	$t_{AVRL}$	A16 to A23, AD00 to AD15, RD		$t_{CP} - 15$	—	ns	
Valid address $\rightarrow$ Valid data input	$t_{AVDV}$	A16 to A23, AD00 to AD15		—	$5 t_{CP}/2 - 60$	ns	
RD pulse width	$t_{RLRH}$	RD		$3 t_{CP}/2 - 20$	—	ns	
RD $\downarrow$ $\rightarrow$ Valid data input	$t_{RLDV}$	RD, AD00 to AD15		—	$3 t_{CP}/2 - 60$	ns	
RD $\uparrow$ $\rightarrow$ Data hold time	$t_{RHDX}$	RD, AD00 to AD15		0	—	ns	
RD $\uparrow$ $\rightarrow$ ALE $\uparrow$ time	$t_{RH LH}$	RD, ALE		$t_{CP}/2 - 15$	—	ns	
RD $\uparrow$ $\rightarrow$ Address valid time	$t_{RH AX}$	RD, A16 to A23		$t_{CP}/2 - 10$	—	ns	
Valid address $\rightarrow$ CLK $\uparrow$ time	$t_{AVCH}$	A16 to A23, AD00 to AD15, CLK		$t_{CP}/2 - 20$	—	ns	
RD $\downarrow$ $\rightarrow$ CLK $\uparrow$ time	$t_{RLCH}$	RD, CLK		$t_{CP}/2 - 20$	—	ns	
ALE $\downarrow$ $\rightarrow$ RD $\downarrow$ time	$t_{LLRL}$	ALE, RD		$t_{CP}/2 - 15$	—	ns	

■ Internal Shift Clock Mode




■ External Shift Clock Mode




## 12. Example Characteristics

■ "H" level output voltage



■ "L" level output voltage



■ "H" level input voltage/ "L" level input voltage  
(Hysteresis input)

