



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9006">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9006</a>

\*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : Operating Voltage Range

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V

## 2. Pin Assignment



### 3. Pin Description

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
80 81	82 83	X0 X1	A (Oscillation)	High speed crystal oscillator input pins
78	80	X0A	A (Oscillation)	Low speed crystal oscillator input pins. For the one clock system parts, perform external pull-down processing.
77	79	X1A		Low speed crystal oscillator input pins. For the one clock system parts, leave it open.
75	77	RST	B	External reset request input pin
50	52	HST	C	Hardware standby input pin
83 to 90	85 to 92	P00 to P07	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
91 to 98	93 to 100	P10 to P17	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		AD08 to AD15		I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.
99 to 6	1 to 8	P20 to P27	I	General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "1".
		A16 to A23		8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "0".
7	9	P30	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
8	10	P31	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
		RD		Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.
10	12	P32	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled.
		WRL		Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. WR is write-strobe output pin for the 8 bits of the data bus in 8-bit access.
		WR		

(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
11	13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.

*(Continued)*

(Continued)


Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
72	74	P95	D	General I/O port. This function is always enabled.
		RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
		TX1		TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series).
74	76	P97	D	General I/O port. This function is always enabled.
		RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series).
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AV <sub>cc</sub>	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>cc</sub> is applied to V <sub>cc</sub> .
35	37	AV <sub>ss</sub>	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>cc</sub> .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V <sub>cc</sub>	Power supply	Input pin for power supply (5.0 V).
9, 40, 79	11, 42, 81	V <sub>ss</sub>	Power supply	Input pin for power supply (0.0 V).

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20

## 7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access  $00C000H$  accesses the value at  $FFC000H$  in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between  $FF4000H$  and  $FFFFFH$  is visible in bank 00, while the image between  $FF0000H$  and  $FF3FFFH$  is visible only in bank FF.

## 8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
00 <sub>H</sub>	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXX <sub>B</sub>
01 <sub>H</sub>	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXX <sub>B</sub>
02 <sub>H</sub>	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXX <sub>B</sub>
03 <sub>H</sub>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXX <sub>B</sub>
04 <sub>H</sub>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXX <sub>B</sub>
05 <sub>H</sub>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXX <sub>B</sub>
06 <sub>H</sub>	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXX <sub>B</sub>
07 <sub>H</sub>	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXX <sub>B</sub>
08 <sub>H</sub>	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXX <sub>B</sub>
09 <sub>H</sub>	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXX <sub>B</sub>
0A <sub>H</sub>	Port A data register	PDRA	R/W	Port A	-----X <sub>B</sub>
0B <sub>H</sub> to 0F <sub>H</sub>	Reserved				
10 <sub>H</sub>	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
11 <sub>H</sub>	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
12 <sub>H</sub>	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
13 <sub>H</sub>	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
14 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
15 <sub>H</sub>	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
16 <sub>H</sub>	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
17 <sub>H</sub>	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
18 <sub>H</sub>	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 <sub>B</sub>
19 <sub>H</sub>	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0 <sub>B</sub>
1A <sub>H</sub>	Port A direction register	DDRA	R/W	Port A	-----0 <sub>B</sub>
1B <sub>H</sub>	Analog Input Enable register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
1C <sub>H</sub>	Port 0 Pullup control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
1D <sub>H</sub>	Port 1 Pullup control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
1E <sub>H</sub>	Port 2 Pullup control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
1F <sub>H</sub>	Port 3 Pullup control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
20 <sub>H</sub>	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0 <sub>B</sub>
21 <sub>H</sub>	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>
22 <sub>H</sub>	Serial input data register 0/ Serial output data register 0	UIDR0/UODR0	R/W		XXXXXXXXX <sub>B</sub>
23 <sub>H</sub>	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0X <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
24H	Serial mode register 1	SMR1	R/W	UART1	0 0 0 0 0 0 0B
25H	Serial control register 1	SCR1	R/W		0 0 0 0 0 1 0 0B
26H	Serial input data register 1/ Serial output data register 1	SIDR1/SODR1	R/W		XXXXXXXXB
27H	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0B
28H	UART1 prescaler control register	CDCR	R/W		0_ _ _ 1 1 1 1B
29H	Serial Edge select register	SES1	R/W		-----0B
2AH	Prohibited				
2BH	Serial I/O prescaler	SCDCR	R/W	Extended I/O Serial Interface	0_ _ _ 1 1 1 1B
2CH	Serial mode control register	SMCS	R/W		-----0 0 0 0B
2DH	Serial mode control register	SMCS	R/W		0 0 0 0 0 0 1 0B
2EH	Serial data register	SDR	R/W		XXXXXXXXB
2FH	Serial Edge select register	SES2	R/W		-----0B
30H	External interrupt enable register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0B
31H	External interrupt request register	EIRR	R/W		XXXXXXXXB
32H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
33H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
34H	A/D control status register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0B
35H	A/D control status register 1	ADCS1	R/W		0 0 0 0 0 0 0 0B
36H	A/D data register 0	ADCR0	R		XXXXXXXXB
37H	A/D data register 1	ADCR1	R/W		0 0 0 0 1_ XXB
38H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_ 0 0 0 _ _ 1B
39H	PPG1 operation mode control register	PPGC1	R/W		0_ 0 0 0 0 0 1B
3AH	PPG0/1 clock selection register	PPG01	R/W		0 0 0 0 0 _ _ B
3BH	Prohibited				
3CH	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0_ 0 0 0 _ _ 1B
3DH	PPG3 operation mode control register	PPGC3	R/W		0_ 0 0 0 0 0 1B
3EH	PPG2/3 Clock Selection Register	PPG23	R/W		0 0 0 0 0 0 _ _ B
3FH	Prohibited				
40H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0_ 0 0 0 _ _ 1B
41H	PPG5 operation mode control register	PPGC5	R/W		0_ 0 0 0 0 0 1B
42H	PPG4/5 clock selection register	PPG45	R/W		0 0 0 0 0 0 _ _ B
43H	Prohibited				
44H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0_ 0 0 0 _ _ 1B
45H	PPG7 operation mode control register	PPGC7	R/W		0_ 0 0 0 0 0 1B
46H	PPG6/7 clock selection register	PPG67	R/W		0 0 0 0 0 0 _ _ B

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		0 0 0 0 0 0 0 0 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0 0 0 0 0 0 0 _B
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0 <sub>H</sub>	Program address detection register 0	PADRO	R/W	Address Match Detection Function	XXXXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

*(Continued)*

*(Continued)*

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A3C <sub>H</sub>	003C3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A3D <sub>H</sub>	003C3D <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A3E <sub>H</sub>	003C3E <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A3F <sub>H</sub>	003C3F <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A40 <sub>H</sub>	003C40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A41 <sub>H</sub>	003C41 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A42 <sub>H</sub>	003C42 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A43 <sub>H</sub>	003C43 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A44 <sub>H</sub>	003C44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A45 <sub>H</sub>	003C45 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A46 <sub>H</sub>	003C46 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A47 <sub>H</sub>	003C47 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A48 <sub>H</sub>	003C48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A49 <sub>H</sub>	003C49 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A4A <sub>H</sub>	003C4A <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A4B <sub>H</sub>	003C4B <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A4C <sub>H</sub>	003C4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A4D <sub>H</sub>	003C4D <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A4E <sub>H</sub>	003C4E <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A4F <sub>H</sub>	003C4F <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A50 <sub>H</sub>	003C50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A51 <sub>H</sub>	003C51 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A52 <sub>H</sub>	003C52 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A53 <sub>H</sub>	003C53 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A54 <sub>H</sub>	003C54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A55 <sub>H</sub>	003C55 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A56 <sub>H</sub>	003C56 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A57 <sub>H</sub>	003C57 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A58 <sub>H</sub>	003C58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A59 <sub>H</sub>	003C59 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A5A <sub>H</sub>	003C5A <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A5B <sub>H</sub>	003C5B <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A5C <sub>H</sub>	003C5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A5D <sub>H</sub>	003C5D <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A5E <sub>H</sub>	003C5E <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A5F <sub>H</sub>	003C5F <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>

## 11.4 AC Characteristics


### 11.4.1 Clock Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 3.5 V to 5.5 V, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 5.0 V ± 10%, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	f <sub>c</sub>	X0, X1	3	—	16	MHz	No multiplier When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			8	—	16	MHz	PLL multiplied by 1 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			4	—	8	MHz	PLL multiplied by 2 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	4	MHz	PLL multiplied by 4 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5	MHz	When using an oscillator circuit V <sub>cc</sub> < 4.5 V(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
			3	—	16	MHz	No multiplier When using an external clock
			8	—	16	MHz	PLL multiplied by 1 When using an external clock
			4	—	8	MHz	PLL multiplied by 2 When using an external clock
			3	—	5.33	MHz	PLL multiplied by 3 When using an external clock
	f <sub>CL</sub>	X0A, X1A	—	32.768	—	kHz	

(Continued)

**■ Bus Timing (Read)**



#### 11.4.7 Ready Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.



## 11.5 A/D Converter

### 11.5.1 Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AVRH - AVRL$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Conversion error	—	—	—	—	$\pm 5.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	AVRL - 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	$V_{FST}$	AN0 to AN7	AVRH - 6.5 LSB	AVRH - 1.5 LSB	AVRH + 1.5 LSB	V	
Compare time	—	—	352 t <sub>CP</sub>	—	—	ns	Internal frequency : 16 MHz
Sampling time	—	—	64 t <sub>CP</sub>	—	—	ns	Internal frequency : 16 MHz
Analog port input current	$I_{AIN}$	AN0 to AN7	-1	—	1	$\mu\text{A}$	$V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 1\%$
Analog input voltage range	$V_{AIN}$	AN0 to AN7	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	AV <sub>CC</sub>	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	AV <sub>CC</sub>	—	5	—	mA	
	$I_{AH}$	AV <sub>CC</sub>	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	AVRH	—	400	600	$\mu\text{A}$	Flash device
			—	140	260	$\mu\text{A}$	MASK ROM
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	

\* : When not using an A/D converter, this is the current ( $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$ ) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for  $V_{CC} = 5.0 \text{ V} \pm 10\%$  (also for MB90543G(S)/547G(S)/548G(S)/F548G(S)/F548GL(S)).

### 11.5.2 A/D Converter Glossary

- Resolution : Analog changes that are identifiable with the A/D converter
- Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics
- Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{\text{AVRH} - \text{AVRL}}{1024} [\text{V}]$$

$$V_{OT} \text{ (Theoretical value)} = \text{AVRL} + 0.5 \text{ LSB} [\text{V}]$$

$$V_{FST} \text{ (Theoretical value)} = \text{AVRH} - 1.5 \text{ LSB} [\text{V}]$$


$$\text{Total error for digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

$V_{NT}$  : Voltage at a transition of digital output from  $(N - 1)$  to  $N$


(Continued)

## 12. Example Characteristics


■ "H" level output voltage







■ "L" level output voltage





■ "H" level input voltage/ "L" level input voltage  
(Hysteresis input)



■ Power supply current (MB90549G)





#### 14. Package Dimensions



(Continued)

(Continued)



## 15. Major Changes

Spansion Publication Number: DS07-13703-7E

Section	Change Results
■ PRODUCT LINEUP	Changed the name in peripheral resource. 16-bit I/O Timer → 16-bit Free-run Timer
■ I/O CIRCUIT TYPE	Changed the name of input typ. Hysteresis → CMOS Hysteresis HYS → CMOS Hysteresis
■ BLOCK DIAGRAM	Changed the arrow direction of SOT1 signal at UART1(SCI). “←→” (input/output) → “←” (output)
■ I/O MAP	Changed the text of “Note”.
■ INTERRUPT MAP	Changed the name of peripheral resource of the pin number: #19. I/O Timer → 16-bit Free-run Timer
■ ELECTRICAL CHARACTERISTICS 2. Recommended Conditions	Changed the remarks of “parameter: Power supply voltage”.
3. DC Characteristics	Changed the maximum value of symbol : VILM of parameter: Input voltage. V <sub>CC</sub> + 0.3 → V <sub>SS</sub> + 0.3  Added the following remarks for parameter : Pull-down resistance. Except Flash device
4. AC Characteristics (1) Clock Timing	Added the value when using an external clock in Oscillation frequency and Clock cycle time on (1) Clock Timing for parameter.  Added the item of A/D converter operation range in figure of “■ Guaranteed PLL operation range”
(3) Reset and Hardware Standby Input Timing	Changed the following item. (3) Reset and Hardware Standby Input Timing Remarks: In sub-clock mode, sub-sleep mode, timer mode 2t <sub>LCP</sub> → 2t <sub>LLCP</sub>
(4) Power On Reset	Changed as follows; Due to repetitive operation → Waiting time until power-on
5. A/D Converter	Changed the unit of Zero transition voltage and Full scale transition voltage. mV → V
■ ORDERING INFORMATION	Added the MB90F548GLPMC in Part Numbers.

**NOTE: Please see “Document History” about later revised information.**

## Document History

<b>Document Title:</b> MB90F543G(S)/546G(S)/548G(S)/549G(S)/549G(S)/V540G/MB90543G(S)/547G(S)/548G(S)/F548GL(S) <b>CMOS F2MC-16LX MB90540G/545G Series 16-bit Proprietary Microcontroller</b> <b>Document Number:</b> 002-07696				
<b>Revision</b> <b>ECN</b> <b>Orig. of Change</b> <b>Submission Date</b> <b>Description of Change</b>				
**	—	AKIH	11/13/2008	Migrated to Cypress and assigned document number 002-07696. No change to document contents or format.
*A	5537115	AKIH	11/30/2016	Updated to Cypress template