

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9008

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. Product Lineup

Features	MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90V540G					
CPU	F ² MC-16LX CPU						
System clock		On-chip PLL clock multiplier (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stop) Minimum instruction exection time : 62.5 ns (machine clock 16MHz, 4MHz osc. four times multiplied by PLL)					
ROM	Flash memory MB90F543G(S)/F548G(S) / F548GL(S) : 128 Kbytes MB90F549G(S)/F546G(S) : 256 Kbytes	MASK ROM : MB90547G(S): 64 Kbytes MB90543G(S)/548G(S): 128 Kbytes MB90549G(S): 256 Kbytes	External				
RAM	MB90F548G(S)/F548GL(S): 4 Kbytes MB90F543G (S) /F549G(S) : 6 Kbytes MB90F546G(S) : 8 Kbytes	MB90547G(S): 2 Kbytes MB90548G(S): 4 Kbytes MB90543G(S)/549G(S): 6 Kbytes	8 Kbytes				
Clocks	MB90F543G/F548G/F549G/F546G/ F548GL : Two clocks system MB90F543GS/F548GS/F549GS/ F546GS/F548GLS : One clock system	MB90543G/547G/548G/549G : Two clocks system MB90543GS/547GS/548GS/ 549GS: One clock system	Two clocks system*1				
Operating voltage range	*3						
Temperature range	-40 °C to 105 °C						
Package	QFP100, LQFP100		PGA-256				
Emulator-specify power supply*2	-		None				
UARTO	Full duplex double buffer Support asynchronous/synchronous (with start/stop bit) transfer Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous) 500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz						
UART1 (SCI)	Full duplex double buffer Asynchronous (start-stop synchronized) and CLK-synchronous communication Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous) 62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz						
Serial I/O	Transfer can be started from MSB or LSB Supports internal clock synchronized transfer and external clock synchronized transfer Supports positive-edge and nagative-edge clock synchronization Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz						
A/D Converter	10-bit or 8-bit resolution 8 input channels Conversion time : 26.3 μs (per one chan	inel)					



MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G				
Operation clock frequency : fsys/21,	fsys/2 ³ , fsys/2 ⁵ (fsys = System clock	frequency)				
Supports External Event Count func	tion					
Signals an interrupt when overflow						
Supports Timer Clear when a match	with Output Compare (Channel 0)					
Operation clock freq. : fsys/2 ² , fsys/2	2^4 , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clo	ock freq.)				
Signals an interrupt when a match w	rith 16-bit Free-run Timer					
16-bit Output Compare (4 channels) Four 16-bit compare registers						
A pair of compare registers can be u	sed to generate an output signal					
Rising edge, falling edge or rising &	falling edge sensitive					
Four 16-bit Capture registers						
Signals an interrupt upon external e	vent					
Supports 8-bit and 16-bit operation r	nodes					
Eight 8-bit reload counters						
Eight 8-bit reload registers for L puls	e width					
Eight 8-bit reload registers for H puls	se width					
		unter or as 8-bit prescaler plus 8-bit				
reload counter						
4 output pins						
Operation clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz						
(fsys = System clock frequency, for	sc = Oscillation clock frequency)					
Conforms to CAN Specification Vers	ion 2.0 Part A and B					
Automatic re-transmission in case of	ferror					
Automatic transmission responding	to Remote Frame					
Prioritized 16 massage buffers for da	ata and ID's supports multipe massag	ges				
Flexible configuration of acceptance	filtering :					
Full bit compare/Full bit mask/Two p	artial bit masks					
Supports up to 1 Mbps						
Sub-clock for low power operation						
Can be programmed edge sensitive	or level sensitive					
External access using the selectable	e 8-bit or 16-bit bus is enabled					
(external bus mode.)						
Virtually all external pins can be use	d as general purpose I/O					
All push-pull outputs and schmitt trig	ger inputs					
Bit-wise programmable as input/outp	out or peripheral signal					
Supports automatic programming, E	mbeded Algorithm					
Write/Erase/Erase-Suspend/Erase-F	Resume commands					
=	ock					
Erase can be performed on each block Block protection by externally programmed voltage						
	MB90F549G (S) /F546G (S) MB90F548GL(S) Operation clock frequency : fsys/2 ¹ , Supports External Event Count funct Signals an interrupt when overflow Supports Timer Clear when a match Operation clock freq. : fsys/2 ² , fsys/2 Signals an interrupt when a match w Four 16-bit compare registers A pair of compare registers can be u Rising edge, falling edge or rising & Four 16-bit Capture registers Signals an interrupt upon external event Supports 8-bit and 16-bit operation of Eight 8-bit reload counters Eight 8-bit reload registers for L puls Eight 8-bit reload registers for L puls Eight 8-bit reload counters can be reload counter 4 output pins Operation clock freq. : fsys, fsys/2 ¹ , f (fsys = System clock frequency, fos Conforms to CAN Specification Vers Automatic re-transmission in case of Automatic transmission responding f Prioritized 16 massage buffers for da Flexible configuration of acceptance Full bit compare/Full bit mask/Two p Supports up to 1 Mbps Sub-clock for low power operation Can be programmed edge sensitive External access using the selectable (external bus mode.) Virtually all external pins can be use All push-pull outputs and schmitt trig Bit-wise programmable as input/outp Sub-clock for 32 kHz Sub clock low Supports automatic programming, E Write/Erase/Erase-Suspend/Erase-F A flag indicating completion of the al Number of erase cycles : 10,000 tim Data retention time : 10 years Boot block configuration	MB90F349G (S) //F340G (S) MB90F348G (S) MB90548G (S) MB90549G (S) Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock Supports External Event Count function Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : fsys/2 ² , fsys/2 ⁶ , fsys/2 ⁶ (fsys = System clock Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers A pair of compare registers Signals an interrupt upon external event Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload registers for L pulse width Supports 10 clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fc (fsys = System clock frequency, fosc = Oscillation clock frequency) Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic re-transmission is case of error Automatic ransmission responding to Remote Frame Prioritized 16 massage buffers for data and ID's supports multipe massa Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps Sub-clock for 32 kHz Sub clock low power operation Can be programmed edge sensitive or level sensitive External access using the sel				

*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.



Pin No.		Pin name	Circuit type	Function			
LQFP*2	QFP ^{∗1}	i in name	Circuit type	i unction			
46	48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.			
46 48		тото		Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.			
		P70 to P75		General I/O ports. This function is always enabled.			
51 to 56	53 to 58	IN0 to IN5	D	Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.			
		P76 , P77		General I/O ports. This function is enabled when the OCU disables the waveform output.			
57 , 58	59 , 60	OUT2 , OUT3	D	Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.			
		IN6 , IN7		Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used.			
59 to 62	61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.			
5910 62	61 10 64	PPG0 to PPG3		Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.			
63,64	65,66	P84 , P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.			
03,04	05,00	OUT0 , OUT1		Waveform output pins for output compares OCU0 and OCU1. This function enabled when the OCU enables the waveform output.			
		P86		General I/O port. This function is always enabled.			
65	67	TIN1	D	Input pin for the 16-bit reload timers 1. Set the corresponding Port Direction Register to input if this function is used.			
66	68	P87	D	General I/O port. This function is enabled when the 16-bit reload timers 1 disables the output.			
00	00	TOT1		Output pin for the 16-bit reload timers 1. This function is enabled when the 16- bit reload timers 1 enables the output.			
		P90 to P93		General I/O port. This function is always enabled.			
67 to 70	69 to 72	INT0 to INT3		External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.			
		P94		General I/O port. This function is enabled when CAN0 disables the output.			
71	73	ТХО	D	TX output pin for CAN0. This function is enabled when CAN0 enables the output.			




(Continued)

Pin No.		Pin name	Circuit type	Function		
LQFP*2	QFP ^{∗1}	Finname	Circuit type	Function		
		P95		General I/O port. This function is always enabled.		
72	74	RX0	D	RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.		
		P96		General I/O port. This function is enabled when CAN1 disables the output.		
73	75 TX1		D	TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series) .		
		P97		General I/O port. This function is always enabled.		
74	76	RX1	D	RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series) .		
76	78	PA0	D	General I/O port. This function is always enabled.		
32	34	AVcc	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV_{CC} is applied to V_{CC} .		
35	37	AVss	Power supply	Power supply pin for the A/D Converter.		
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.		
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.		
47, 48	49, 50	MD0, MD1	с	Input pins for specifying the operating mode. The pins must be directly connected to Vcc or Vss.		
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to Vcc or Vss.		
25	27	С	-	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.		
21, 82	23, 84	Vcc	Power supply	Input pin for power supply (5.0 V) .		
9, 40, 79	11, 42, 81	Vss	Power supply	Input pin for power supply (0.0 V) .		

*1 : FPT-100P-M06

*2 : FPT-100P-M20









5. Handling Devices

(1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

■ The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVcc, AVRH) to exceed the digital power-supply voltage.


(2) Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k Ω .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

(3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected. Below is a diagram of how to use external clock.



(4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

(5) Power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electromagnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pins near the device.





(6) Pull-up/down resistors

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

(7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.


(10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).





(13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(14) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(15) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.


(16) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.



7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access $00C000_{H}$ accesses the value at FFC000_{H} in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between FF4000_{H} and FFFFFF_{H} is visible in bank 00, while the image between FF0000_{H} and FF3FFF_{H} is visible only in bank FF.



Address	Register	Abbreviation	Access	Resource name	Initial value
A2н to A4н	Prohibited				
А5н	Automatic ready function select register	ARSR	W		0011_00в
А6н	External address output control register	HACR	W	External Memory Access	00000000
А7н	Bus control signal selection register	ECSR	W		000000_в
А8н	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 0 0 1 0 Ов
ААн	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0B
AB _H to AD _H	Prohibited				
АЕн	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	000Х000в
AFн	Prohibited		•		
В0н	Interrupt control register 00	ICR00	R/W		00000111в
В1н	Interrupt control register 01	ICR01	R/W		00000111в
В2н	Interrupt control register 02	ICR02	R/W	-	00000111в
ВЗн	Interrupt control register 03	ICR03	R/W		00000111в
В4н	Interrupt control register 04	ICR04	R/W		00000111в
В5н	Interrupt control register 05	ICR05	R/W		00000111в
В6н	Interrupt control register 06	ICR06	R/W		00000111в
В7н	Interrupt control register 07	ICR07	R/W	Interrupt	00000111в
В8н	Interrupt control register 08	ICR08	R/W	controller	00000111в
В9н	Interrupt control register 09	ICR09	R/W		00000111в
ВАн	Interrupt control register 10	ICR10	R/W		00000111в
ВВн	Interrupt control register 11	ICR11	R/W		00000111в
ВСн	Interrupt control register 12	ICR12	R/W		00000111в
BDн	Interrupt control register 13	ICR13	R/W		00000111в
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
BF _H	Interrupt control register 15	ICR15	R/W		00000111в
COн to FFн	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF1⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF2⊦	Program address detection register 0	PADR0	R/W	Address Match	XXXXXXXXB
1FF3⊦	Program address detection register 1	PADR1	R/W	Detection Function	XXXXXXXXB
1FF4 _H	Program address detection register 1	PADR1	R/W		XXXXXXXXB
1FF5⊦	Program address detection register 1	PADR1	R/W		XXXXXXXXB



Address	Register Abbreviation Access Resource name		Initial value		
3900н	Reload L	PRLL0	R/W		XXXXXXXXB
3901н	Reload H	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXXB
3902н	Reload L	PRLL1	R/W	Generator 0/1	XXXXXXXXB
3903н	Reload H	PRLH1	R/W		XXXXXXXXB
3904н	Reload L	PRLL2	R/W		XXXXXXXXB
3905н	Reload H	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXXB
3906н	Reload L	PRLL3	R/W	Generator 2/3	XXXXXXXXB
3907н	Reload H	PRLH3	R/W		XXXXXXXXB
3908н	Reload L	PRLL4	R/W		XXXXXXXXB
3909н	Reload H	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXXXB
390Ан	Reload L	PRLL5	R/W	Generator 4/5	XXXXXXXXB
390Вн	Reload H	PRLH5	R/W		XXXXXXXXB
390Сн	Reload L	PRLL6	R/W		XXXXXXXXB
390Dн	Reload H	PRLH6	R/W	16-bit Programmable Pulse	XXXXXXXXB
390Ен	Reload L	PRLL7	R/W	Generator 6/7	XXXXXXXXB
390Fн	Reload H	PRLH7	R/W		XXXXXXXXB
3910н to 3917н	Reserved				·
3918н	Input Capture Register 0	IPCP0	R		XXXXXXXXB
3919н	Input Capture Register 0	IPCP0	R	Innut Conture 0/1	XXXXXXXXB
391Aн	Input Capture Register 1	IPCP1	R	Input Capture 0/1	XXXXXXXXB
391Bн	Input Capture Register 1	IPCP1	R	-	XXXXXXXXB
391Cн	Input Capture Register 2	IPCP2	R		XXXXXXXXB
391Dн	Input Capture Register 2	IPCP2	R	Innut Conture 2/2	XXXXXXXXB
391Eн	Input Capture Register 3	IPCP3	R	Input Capture 2/3	XXXXXXXXB
391Fн	Input Capture Register 3	IPCP3	R		XXXXXXXXB
3920н	Input Capture Register 4	IPCP4	R		XXXXXXXXB
3921н	Input Capture Register 4	IPCP4	R	Innut Conture 4/E	XXXXXXXXB
3922н	Input Capture Register 5	IPCP5	R	Input Capture 4/5	XXXXXXXXB
3923н	Input Capture Register 5	IPCP5	R]	XXXXXXXXB
3924н	Input Capture Register 6	IPCP6	R		XXXXXXXXB
3925н	Input Capture Register 6	IPCP6	R		XXXXXXXXB
3926н	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXXXB
3927н	Input Capture Register 7	IPCP7	R	7	XXXXXXXAB



Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1	Negister	Abbreviation	ALLESS	
003А24н	003C24н				XXXXXXXX XXXXXXXB
003A25н	003С25н	ID register 1	IDR1	R/W	~~~~~~~~~~
003A26н	003С26н			1.1/ 1.1	XXXXX XXXXXXXB
003A27н	003C27н				
003A28н	003C28н				XXXXXXXX XXXXXXXxx
003A29н	003С29н	ID register 2	IDR2	R/W	~~~~~~~~~~
003А2Ан	003С2Ан			1.1/ 1.1	XXXXX XXXXXXXAB
003A2Bн	003C2Bн				~~~~~ ~~~~~
003А2Сн	003С2Сн				XXXXXXXX XXXXXXXB
003A2Dн	003C2Dн	ID register 3	IDR3	R/W	
003A2Eн	003C2Eн				XXXXX XXXXXXXAB
003A2Fн	003C2Fн				
003А30н	003С30н			R/W	XXXXXXXX XXXXXXXB
003A31н	003C31н	ID register 4	IDR4		
003А32н	003С32н				XXXXX XXXXXXXB
003А33н	003С33н				
003A34н	003C34н				XXXXXXXX XXXXXXXxx
003А35н	003C35н	ID register 5	IDR5	R/W	
003А36н	003С36н			1.1/ 1.1	XXXXX XXXXXXXx
003А37н	003C37н				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
003А38н	003C38н				XXXXXXXX XXXXXXXXB
003А39н	003С39н	ID register 6	IDR6	R/W	
003АЗАн	003С3Ан		סאטו		XXXXX XXXXXXXXB
003А3Вн	003С3Вн]			~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~



(Continued)

Address		De sietes	Abbreviation		
CAN0	CAN1	Register	Abbreviation	Access	Initial Value
003А3Сн	003С3Сн				XXXXXXXX XXXXXXXxx
003А3Dн	003C3DH	ID register 7 IDR7 R.		R/W	~~~~~
003А3Ен	003С3Ен			10,00	XXXXX XXXXXXXXB
003A3Fн	003C3Fн				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
003A40н	003C40 _H				XXXXXXXX XXXXXXX
003A41н	003C41н	ID register 8	IDR8	R/W	~~~~~
003A42н	003C42 _H		IDRO	N/ V V	XXXXX XXXXXXXXB
003A43н	003C43н				
003A44н	003C44н				XXXXXXXX XXXXXXX
003A45н	003C45н	ID register 9	IDR9	R/W	
003А46н	003C46н		IDK9	N/ V V	XXXXX XXXXXXXx
003A47н	003C47н				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
003A48н	003C48н				XXXXXXXX XXXXXXX
003A49н	003C49н	ID register 10	D register 10 IDR10 R/W		
003А4Ан	003C4Ан			XXXXX XXXXXXXxB	
003A4Bн	003C4Bн				~~~~~
003А4Сн	003C4Cн				XXXXXXXX XXXXXXXxx
003A4Dн	003C4DH	ID register 11	IDR11	R/W	~~~~~
003А4Ен	003C4Eн			1.7/ .	XXXXX XXXXXXXXB
003A4Fн	003C4Fн				
003А50н	003С50н			R/W	XXXXXXXX XXXXXXX
003A51н	003C51н	– ID register 12	IDR12		
003А52н	003С52н				XXXXX XXXXXXXx
003А53н	003C53н				
003А54н	003C54н				XXXXXXXX XXXXXXX
003А55н	003C55н	– ID register 13	IDR13	R/W	~~~~~
003A56н	003С56н		IDICI3	1.7.00	XXXXX XXXXXXXXB
003А57н	003C57н				
003A58н	003C58н				XXXXXXXX XXXXXXXxx
003А59н	003C59н	ID register 14		P/M	
003А5Ан	003С5Ан	- ID register 14	IDR14	R/W	XXXXX XXXXXXXB
003A5BH	003С5Вн				
003А5Сн	003С5Сн				XXXXXXXX XXXXXXXxx
003A5Dн	003C5Dн	ID register 15			
003A5Eн	003C5Eн	ID register 15	IDR15	R/W	XXXXX XXXXXXXx
003A5Fн	003C5Fн				



List of Message Buffers (DLC Registers and Data Registers)

Ad	Idress	B 14				
CAN0	CAN1	Register	Abbreviation	Access	Initial Value	
003A60н	003C60н		DI CDO	DAA	~~~~	
003A61н	003C61н	– DLC register 0	DLCR0	R/W	XXXXB	
003А62н	003C62н		DI CD4	DAA		
003A63н	003C63н	DLC register 1	DLCR1	R/W	XXXXB	
003A64н	003C64 _H		DI CD2	DAA		
003А65н	003C65н	DLC register 2	DLCR2	R/W	XXXX _B	
003А66н	003C66н			DAM	~~~~	
003А67 н	003C67н	DLC register 3	DLCR3	R/W	XXXXB	
003A68н	003C68н			DAM	~~~~	
003A69н	003C69н	DLC register 4	DLCR4	R/W	XXXX _B	
003А6Ан	003С6Ан	DL C register 5		DAM	~~~~	
003А6Вн	003С6Вн	DLC register 5	DLCR5	R/W	XXXXB	
003А6Сн	003С6Сн			R/W	XXXXB	
003A6Dн	003C6DH		DLC register 6 DLCR6 R/W		~	
003А6Ен	003C6Eн	DI C register 7	DLCR7	R/W	XXXXB	
003A6Fн	003C6Fн	DLC register 7	DLCR7	R/VV		
003А70н	003С70н	DI C register 9	DLCR8	R/W	XXXX	
003A71н	003C71н	DLC register 8	DLCRO	R/VV		
003А72н	003С72н	DI C register 0	DLCR9	R/W	XXXXB	
003А73н	003С73н	DLC register 9	DLCR9 R/W			
003A74н	003C74н	DLC register 10	DLCR10	R/W	XXXXB	
003A75н	003C75н		DECKTO			
003А76н	003C76н	DLC register 11	DLCR11	R/W	XXXXB	
003A77н	003C77н		DECKTI	N/ W		
003A78н	003C78н	DLC register 12	DLCR12	R/W	XXXX _B	
003A79н	003C79н	DLC register 12	DEGITIZ	1.7.00		
003А7Ан	003С7Ан	DLC register 13	DLCR13	R/W	XXXXB	
003A7Bн	003C7Bн		DECKIS	N/ W		
003A7Cн	003C7Cн	DI C register 14	DLCR14	R/W	XXXXB	
003A7DH	003C7Dн	DLC register 14	DLON 14			
003A7Eн	003C7Eн	– DLC register 15	DLCR15	R/W	XXXXB	
003A7Fн	003C7Fн		DLORIG	1.7.00	////	
003А80н	003С80н				XXXXXXXB	
to 003А87н	to 003C87н	Data register 0 (8 bytes)	DTR0	R/W	to XXXXXXXXB	





11. Electrical Characteristics

11.1 Absolute Maximum Ratings

 $(V_{SS} = AV_{SS} = 0.0 V)$

Parameter	Symbol	Value		Units	Remarks
Farameter	Symbol	Min	Max	Units	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
	AVRH, AVRL	V _{SS} - 0.3	Vss + 6.0	V	AVcc≥AVRH/AVRL, AVRH≥ AVRL *1
Input voltage	Vi	$V_{SS} - 0.3$	Vss + 6.0	V	*2
Output voltage	Vo	$V_{SS} = 0.3$	Vss + 6.0	V	*2
Maximum clamp current		- 2.0	+ 2.0	mA	*6
Total maximum clamp current	Σ Iclamp	-	20	mA	*6
"L" level max output current	lol	-	15	mA	*3
"L" level avg. output current	OLAV	-	4	mA	*4
"L" level max overall output current	ΣΙοι	-	100	mA	
"L" level avg. overall output current	Σ Iolav	-	50	mA	*5
"H" level max output current	Іон	-	-15	mA	*3
"H" level avg. output current	Іонач	-	-4	mA	*4
"H" level max overall output current	ΣІон	-	-100	mA	
"H" level avg. overall output current	ΣΙοήαν	-	-50	mA	*5
Dower concurration	Pp	-	500	mW	Flash device
Power consumption	ΓD	—	400	mW	MASK ROM
Operating temperature	TA	-40	+105	°C	
Storage temperature	Тѕтс	-55	+150	°C	

*1 : AVcc, AVRH, AVRL should not exceed Vcc. Also, AVRH, AVRL should not exceed AVcc, and AVRL does not exceed AVRH.

- *2 : VI and Vo should not exceed Vcc + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supercedes the VI rating.
- *3 : The maximum output current is a peak value for a corresponding pin.
- *4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

*6 :

- Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0
- Use within recommended operating conditions.
- □ Use at DC voltage (current) .
- □ The + B signal should always be applied with a limiting resistance placed between the + B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- □ Care must be taken not to leave the + B input pin open.



11.2 Recommended Conditions

 $(V_{SS} = AV_{SS} = 0.0 V)$


Parameter	Symbol	Value			Units	Remarks
		Min	Тур	Max	Units	Remarks
Power supply voltage	Vcc, AVcc	4.5	5.0	5.5	V	Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)
						Under normal operation when A/D conveter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.5	5.0	5.5	v	Under normal operation when A/D conveter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.0	-	5.5	V	Maintain RAM data in stop mode
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*
Operating temperature	TA	-40	—	+105	°C	

*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

















Power supply current (MB90F549G)







15. Major Changes

Spansion Publication Number: DS07-13703-7E

Section	Change Results				
■ PRODUCT LINEUP	Changed the name in peripheral resource.				
	16-bit I/O Timer \rightarrow 16-bit Free-run Timer				
■ I/O CIRCUIT TYPE	Changed the name of input typ.				
	Hysteresis \rightarrow CMOS Hysteresis HYS \rightarrow CMOS Hysteresis				
■ BLOCK DIAGRAM	Changed the arrow direction of SOT1 signal at UART1(SCI).				
	" $\leftarrow \rightarrow$ " (input/output) \rightarrow " \leftarrow " (output)				
■ I/O MAP	Changed the text of "Note".				
■ INTERRUPT MAP	Changed the name of peripheral resource of the pin number: #19.				
	I/O Timer \rightarrow 16-bit Free-run Timer				
 ELECTRICAL CHARACTERISTICS Recommended Conditions 	Changed the remarks of "parameter: Power supply voltage".				
3. DC Characteristics	Changed the maximum value of symbol : VILM of parameter: Input voltage. Vcc + 0.3 \rightarrow Vss + 0.3				
	Added the following remarks for parameter : Pull-down resistance. Except Flash device				
4. AC Characteristics (1) Clock Timing	Added the value when using an external clock in Oscillation frequency and Clock cycle time on (1) Clock Timing for parameter.				
	Added the item of A/D converter operation range in figure of " Guaranteed PLL operation range"				
(3) Reset and Hardware Standby Input Timing	Changed the following item.				
	(3) Reset and Hardware Standby Input Timing Remarks:				
	In sub-clock mode, sub-sleep mode, timer mode $2t_{CP} \rightarrow 2t_{LCP}$				
(4) Power On Reset	Changed as follows;				
	Due to repetitive operation \rightarrow Waiting time until power-on				
5. A/D Converter	Changed the unit of Zero transition voltage and Full scale transition voltage. mV \rightarrow V				
ORDERING INFORMATION	Added the MB90F548GLPMC in Part Numbers.				

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: MB90F543G(S)/546G(S)/548G(S)/549G(S)/549G(S)/V540G/MB90543G(S)/547G(S)/548G(S)/F548GL(S) CMOS F2MC-16LX MB90540G/545G Series 16-bit Proprietary Microcontroller Document Number: 002-07696 Orig. of Change Submission Revision ECN **Description of Change** Date ** Migrated to Cypress and assigned document number 002-07696. No change to document contents or format. AKIH 11/13/2008 _ *A 5537115 AKIH 11/30/2016 Updated to Cypress template