



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9011">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9011</a>

Starting by an external trigger input.  
Conversion time : 26.3  $\mu$ s

- FULL-CAN interfaces  
MB90540G series : 2 channels  
MB90545G series : 1 channel  
Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

- External bus interface : Maximum address space 16 Mbytes
- Package: QFP-100, LQFP-100

**Contents**

Features.....	1
Product Lineup .....	4
Pin Assignment .....	7
Pin Description .....	9
I/O Circuit Type .....	14
Handling Devices.....	17
Block Diagram .....	21
Memory Map.....	22
I/O Map.....	23
CAN Controller.....	29

Interrupt Map.....	35
Electrical Characteristics.....	37
Example Characteristics.....	61
Ordering Information.....	66
Package Dimensions.....	67
Major Changes.....	69
Document History.....	69
Sales, Solutions, and Legal Information .....	70

## 5. Handling Devices

### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$ .
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage ( $AV_{CC}$ ,  $AVRH$ ) to exceed the digital power-supply voltage.

### (2) Handling unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k $\Omega$ .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.

Below is a diagram of how to use external clock.



### (4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

### (5) Power supply pins ( $V_{CC}/V_{SS}$ )

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electromagnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect  $V_{CC}$  and  $V_{SS}$  pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu F$  between  $V_{CC}$  and  $V_{SS}$  pins near the device.



**(6) Pull-up/down resistors**

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

**(7) Crystal Oscillator Circuit**

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

**(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs**

Make sure to turn on the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs (AN0 to AN7) after turning-on the digital power supply ( $V_{CC}$ ) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable) .

**(9) Connection of Unused Pins of A/D Converter**

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = V_{SS}$ .

**(10) N.C. Pin**

The N.C. (internally connected) pin must be opened for use.

**(11) Notes on Energization**

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V) .

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		0 0 0 0 0 0 0 0 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0 0 0 0 0 0 0 _ <sub>B</sub>
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0 <sub>H</sub>	Program address detection register 0	PADR0	R/W	Address Match Detection Function	XXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program address detection register 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program address detection register 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>

(Continued)

## 9. CAN Controller

The MB90540G series contains two CAN controllers (CAN0 and CAN1) , the MB90545G series contains only one (CAN0) . The Evaluation Chip MB90V540G also has two CAN controllers.

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

### List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070 <sub>H</sub>	000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000071 <sub>H</sub>	000081 <sub>H</sub>				
000072 <sub>H</sub>	000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000073 <sub>H</sub>	000083 <sub>H</sub>				
000074 <sub>H</sub>	000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000075 <sub>H</sub>	000085 <sub>H</sub>				
000076 <sub>H</sub>	000086 <sub>H</sub>	Transmit complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000077 <sub>H</sub>	000087 <sub>H</sub>				
000078 <sub>H</sub>	000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000079 <sub>H</sub>	000089 <sub>H</sub>				
00007A <sub>H</sub>	00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00007B <sub>H</sub>	00008B <sub>H</sub>				
00007C <sub>H</sub>	00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00007D <sub>H</sub>	00008D <sub>H</sub>				
00007E <sub>H</sub>	00008E <sub>H</sub>	Receive interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00007F <sub>H</sub>	00008F <sub>H</sub>				

(Continued)

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Value		Units	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
	$AVRH, AVRL$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH/AVRL, AVRH \geq AVRL$ *1
Input voltage	$V_I$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Output voltage	$V_O$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Maximum clamp current	$I_{CLAMP}$	-2.0	+2.0	mA	*6
Total maximum clamp current	$\Sigma  I_{CLAMP} $	—	20	mA	*6
"L" level max output current	$I_{OL}$	—	15	mA	*3
"L" level avg. output current	$I_{OLAV}$	—	4	mA	*4
"L" level max overall output current	$\Sigma I_{OL}$	—	100	mA	
"L" level avg. overall output current	$\Sigma I_{OLAV}$	—	50	mA	*5
"H" level max output current	$I_{OH}$	—	-15	mA	*3
"H" level avg. output current	$I_{OHAV}$	—	-4	mA	*4
"H" level max overall output current	$\Sigma I_{OH}$	—	-100	mA	
"H" level avg. overall output current	$\Sigma I_{OHAV}$	—	-50	mA	*5
Power consumption	$P_D$	—	500	mW	Flash device
		—	400	mW	MASK ROM
Operating temperature	$T_A$	-40	+105	°C	
Storage temperature	$T_{STG}$	-55	+150	°C	

\*1 :  $AV_{CC}$ ,  $AVRH$ ,  $AVRL$  should not exceed  $V_{CC}$ . Also,  $AVRH$ ,  $AVRL$  should not exceed  $AV_{CC}$ , and  $AVRL$  does not exceed  $AVRH$ .

\*2 :  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3\text{ V}$ . However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supercedes the  $V_I$  rating.

\*3 : The maximum output current is a peak value for a corresponding pin.

\*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.


\*6 :

- Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0
- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The + B signal should always be applied with a limiting resistance placed between the + B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
- Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the + B input pin open.



- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :

■ Input/Output Equivalent circuits



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Continued)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

Parameter	Sym- bol	Pin name	Condition	Value			Units	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	Internal frequency : 16 MHz, At normal operating	—	40	55	mA	
			Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device
	I <sub>CCS</sub>		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA	
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V ± 10%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	μA	
				—	600	1100	μA	MB90F548GL (S) only
				—	200	400	μA	MB90543G(S)/547G(S)/548(S) only
	I <sub>CCL</sub>		Internal frequency : 8 kHz, At sub operation, T <sub>A</sub> = 25 °C	—	400	750	μA	MB90F548GL only
				—	50	100	μA	MASK ROM
				—	150	300	μA	Flash device
	I <sub>CCLS</sub>		Internal frequency : 8 kHz, At sub sleep, T <sub>A</sub> = 25 °C	—	15	40	μA	
I <sub>CCT</sub>	Internal frequency : 8 kHz, At timer mode, T <sub>A</sub> = 25 °C	—	7	25	μA			
I <sub>CH1</sub>	At stop, T <sub>A</sub> = 25 °C	—	5	20	μA			
I <sub>CH2</sub>	At hardware standby mode, T <sub>A</sub> = 25 °C	—	50	100	μA			
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AV <sub>RH</sub> , AV <sub>RL</sub> , C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF	


\* : The power supply current testing conditions are when using the external clock.

#### 11.4.2 Clock Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	$V_{CC} = 5\text{ V} \pm 10\%$	62.5	—	ns	
CLK $\uparrow$ → CLK $\downarrow$	$t_{CHCL}$			20	—	ns	



#### 11.4.3 Reset and Hardware Standby Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )


Parameter	Symbol	Pin name	Value		Units	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	4 $t_{CP}$	—	ns	Under normal operation
			Oscillation time of oscillator + 4 $t_{CP}$	—	ms	In stop mode
			100	—	$\mu\text{s}$	In pseudo timer mode (MB90543G (S) /547G (S) /548G (S) )
			4 $t_{CP}$	—	ns	In pseudo timer mode (Other than MB90543G (S) /547G (S) /548G (S) )
			2 $t_{LCP}$	—	$\mu\text{s}$	In sub-clock mode, sub-sleep mode, timer mode
Hardware standby input time	$t_{HSTL}$	HST	4 $t_{CP}$	—	ns	Under normal operation

Note : “ $t_{cp}$ ” represents one cycle time of the machine clock.


Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of  $\mu\text{s}$  to several ms. In the external clock, the oscillation time is 0 ns.


Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

- In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



- In stop mode



**■ Bus Timing (Read)**


## 11.5 A/D Converter

### 11.5.1 Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AV_{RH} - AV_{RL}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Conversion error	—	—	—	—	$\pm 5.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{RL} - 3.5 \text{ LSB}$	$AV_{RL} + 0.5 \text{ LSB}$	$AV_{RL} + 4.5 \text{ LSB}$	V	
Full scale transition voltage	$V_{FST}$	AN0 to AN7	$AV_{RH} - 6.5 \text{ LSB}$	$AV_{RH} - 1.5 \text{ LSB}$	$AV_{RH} + 1.5 \text{ LSB}$	V	
Compare time	—	—	$352 t_{CP}$	—	—	ns	Internal frequency : 16 MHz
Sampling time	—	—	$64 t_{CP}$	—	—	ns	Internal frequency : 16 MHz
Analog port input current	$I_{AIN}$	AN0 to AN7	-1	—	1	$\mu\text{A}$	$V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 1\%$
Analog input voltage range	$V_{AIN}$	AN0 to AN7	$AV_{RL}$	—	$AV_{RH}$	V	
Reference voltage range	—	$AV_{RH}$	$AV_{RL} + 2.7$	—	$AV_{CC}$	V	
	—	$AV_{RL}$	0	—	$AV_{RH} - 2.7$	V	
Power supply current	$I_A$	$AV_{CC}$	—	5	—	mA	
	$I_{AH}$	$AV_{CC}$	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	$AV_{RH}$	—	400	600	$\mu\text{A}$	Flash device
			—	140	260	$\mu\text{A}$	MASK ROM
	$I_{RH}$	$AV_{RH}$	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	

\* : When not using an A/D converter, this is the current ( $V_{CC} = AV_{CC} = AV_{RH} = 5.0 \text{ V}$ ) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for  $V_{CC} = 5.0 \text{ V} \pm 10\%$  (also for MB90543G(S)/547G(S)/548G(S)/F548G(S)/F548GL(S)).


### 11.5.2 A/D Converter Glossary

**Resolution :** Analog changes that are identifiable with the A/D converter

**Linearity error :** The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

**Differential linearity error :** The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

**Total error :** The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVRH - AVRL}{1024} [\text{V}]$$

$$V_{OT} (\text{Theoretical value}) = AVRL + 0.5 \text{ LSB} [\text{V}]$$


$$V_{FST} (\text{Theoretical value}) = AVRH - 1.5 \text{ LSB} [\text{V}]$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

$V_{NT}$  : Voltage at a transition of digital output from  $(N - 1)$  to  $N$

(Continued)

(Continued)




### 11.5.3 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
  - When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.
- Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz) .





#### ■ Equipment of analog input circuit model







### 11.5.4 Error





The smaller the | AVR<sub>H</sub> – AVR<sub>L</sub> |, the greater the error would become relatively.





■ Power supply current (MB90F549G)





### 13. Ordering Information

Part number	Package	Remarks
MB90F543GPF MB90F543GSPF MB90F546GPF MB90F546GSPF MB90F548GPF MB90F548GSPF MB90F548GLPF MB90F548GLSPF MB90F549GPF MB90F549GSPF MB90543GPF MB90543GSPF MB90547GPF MB90547GSPF MB90548GPF MB90548GSPF MB90549GPF MB90549GSPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F543GPMC MB90F543GSPMC MB90F546GPMC MB90F546GSPMC MB90F548GPMC MB90F548GSPMC MB90F548GLPMC MB90F548GLSPMC MB90F549GPMC MB90F549GSPMC MB90543GPMC MB90543GSPMC MB90547GPMC MB90547GSPMC MB90548GPMC MB90548GSPMC MB90549GPMC MB90549GSPMC	100-pin Plastic LQFP (FPT-100P-M20)	

(Continued)

