



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 16MHz |
| Connectivity | CANbus, EBI/EMI, SCI, Serial I/O, UART/USART |
| Peripherals | POR, WDT |
| Number of I/O | 81 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9013 |

3. Pin Description

| Pin No. | | Pin name | Circuit type | Function |
|--------------------|-------------------|--------------|--------------------|--|
| LQFP ^{*2} | QFP ^{*1} | | | |
| 80 81 | 82 83 | X0 X1 | A (Oscillation) | High speed crystal oscillator input pins |
| 78 | 80 | X0A | A (Oscillation) | Low speed crystal oscillator input pins. For the one clock system parts, perform external pull-down processing. |
| 77 | 79 | X1A | | Low speed crystal oscillator input pins. For the one clock system parts, leave it open. |
| 75 | 77 | RST | B | External reset request input pin |
| 50 | 52 | HST | C | Hardware standby input pin |
| 83 to 90 | 85 to 92 | P00 to P07 | I | General I/O port with programmable pullup. This function is enabled in the single-chip mode. |
| | | AD00 to AD07 | | I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled. |
| 91 to 98 | 93 to 100 | P10 to P17 | I | General I/O port with programmable pullup. This function is enabled in the single-chip mode. |
| | | AD08 to AD15 | | I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled. |
| 99 to 6 | 1 to 8 | P20 to P27 | I | General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "1". |
| | | A16 to A23 | | 8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "0". |
| 7 | 9 | P30 | I | General I/O port with programmable pullup. This function is enabled in the single-chip mode. |
| | | ALE | | Address latch enable output pin. This function is enabled when the external bus is enabled. |
| 8 | 10 | P31 | I | General I/O port with programmable pullup. This function is enabled in the single-chip mode. |
| | | RD | | Read strobe output pin for the data bus. This function is enabled when the external bus is enabled. |
| 10 | 12 | P32 | I | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled. |
| | | WRL | | Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. WR is write-strobe output pin for the 8 bits of the data bus in 8-bit access. |
| | | WR | | |

(Continued)

| Pin No. | | Pin name | Circuit type | Function |
|--------------------|-------------------|--------------|--------------|---|
| LQFP ^{*2} | QFP ^{*1} | | | |
| 20 | 22 | P44 | G | General I/O port. This function is enabled when UART1 disables the clock output. |
| | | SCK1 | | Serial clock pulse I/O pin for UART1. This function is enabled when UART1 enables the serial clock output. |
| 22 | 24 | P45 | G | General I/O port. This function is enabled when UART1 disables the serial data output. |
| | | SOT1 | | Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output. |
| 23 | 25 | P46 | G | General I/O port. This function is enabled when the Extended I/O serial interface disables the serial data output. |
| | | SOT2 | | Serial data output pin for the Extended I/O serial interface. This function is enabled when the Extended I/O serial interface enables the serial data output. |
| 24 | 26 | P47 | G | General I/O port. This function is enabled when the Extended I/O serial interface disables the clock output. |
| | | SCK2 | | Serial clock pulse I/O pin for the Extended I/O serial interface . This function is enabled when the Extended I/O serial interface enables the Serial clock output. |
| 26 | 28 | P50 | D | General I/O port. This function is always enabled. |
| | | SIN2 | | Serial data input pin for the Extended I/O serial interface . Set the corresponding Port Direction Register to input if this function is used. |
| 27 to 30 | 29 to 32 | P51 to P54 | D | General I/O port. This function is always enabled. |
| | | INT4 to INT7 | | External interrupt request input pins for INT4 to INT7. Set the corresponding Port Direction Register to input if this function is used. |
| 31 | 33 | P55 | D | General I/O port. This function is always enabled. |
| | | ADTG | | Trigger input pin for the A/D converter. Set the corresponding Port Direction Register to input if this function is used. |
| 36 to 39 | 38 to 41 | P60 to P63 | E | General I/O port. This function is enabled when the analog input enable register specifies a port. |
| | | AN0 to AN3 | | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D. |
| 41 to 44 | 43 to 46 | P64 to P67 | E | General I/O port. The function is enabled when the analog input enable register specifies a port. |
| | | AN4 to AN7 | | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D. |
| 45 | 47 | P56 | D | General I/O port. This function is always enabled. |
| | | TIN0 | | Event input pin for the 16-bit reload timers 0. Set the corresponding Port Direction Register to input if this function is used. |

(Continued)


(12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.


- RST pin is "H"



*1 : Power-on reset time : "Period of clock frequency" × 2¹⁷ (Clock frequency of 16 MHz : 8.19 ms)

*2 : Oscillation setting time : "Period of clock frequency" × 2¹⁸ (Clock frequency of 16 MHz : 16.38 ms)

6. Block Diagram



* : Only the MB90540G series has two channels

(Continued)

| Address | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|---|--------------|--------|--------------------------------|
| CAN0 | CAN1 | | | | |
| 003B00 _H | 003D00 _H | Control status register | CSR | R/W, R | 00---000 0----0-1 _B |
| 003B01 _H | 003D01 _H | | | | |
| 003B02 _H | 003D02 _H | Last event indicator register | LEIR | R/W | ----- 000-0000 _B |
| 003B03 _H | 003D03 _H | | | | |
| 003B04 _H | 003D04 _H | Receive/transmit error counter register | RTEC | R | 00000000 00000000 _B |
| 003B05 _H | 003D05 _H | | | | |
| 003B06 _H | 003D06 _H | Bit timing register | BTR | R/W | -1111111 11111111 _B |
| 003B07 _H | 003D07 _H | | | | |
| 003B08 _H | 003D08 _H | IDE register | IDER | R/W | XXXXXXXX XXXXXXXX _B |
| 003B09 _H | 003D09 _H | | | | |
| 003B0A _H | 003D0A _H | Transmit RTR register | TRTRR | R/W | 00000000 00000000 _B |
| 003B0B _H | 003D0B _H | | | | |
| 003B0C _H | 003D0C _H | Remote frame receive waiting register | RFWTR | R/W | XXXXXXXX XXXXXXXX _B |
| 003B0D _H | 003D0D _H | | | | |
| 003B0E _H | 003D0E _H | Transmit request enable register | TIER | R/W | 00000000 00000000 _B |
| 003B0F _H | 003D0F _H | | | | |
| 003B10 _H | 003D10 _H | Acceptance mask select register | AMSR | R/W | XXXXXXXX XXXXXXXX _B |
| 003B11 _H | 003D11 _H | | | | |
| 003B12 _H | 003D12 _H | | | | |
| 003B13 _H | 003D13 _H | | | | |
| 003B14 _H | 003D14 _H | Acceptance mask register 0 | AMR0 | R/W | XXXXXXXX XXXXXXXX _B |
| 003B15 _H | 003D15 _H | | | | |
| 003B16 _H | 003D16 _H | | | | |
| 003B17 _H | 003D17 _H | | | | |
| 003B18 _H | 003D18 _H | Acceptance mask register 1 | AMR1 | R/W | XXXXXXXX XXXXXXXX _B |
| 003B19 _H | 003D19 _H | | | | |
| 003B1A _H | 003D1A _H | | | | |
| 003B1B _H | 003D1B _H | | | | |

List of Message Buffers (ID Registers)

| Address | | Register | Abbreviation | Access | Initial Value |
|--|--|---------------------|--------------|--------|--|
| CAN0 | CAN1 | | | | |
| 003A00 _H to 003A1F _H | 003C00 _H to 003C1F _H | General-purpose RAM | — | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 003A20 _H | 003C20 _H | | | | |
| 003A21 _H | 003C21 _H | ID register 0 | IDR0 | R/W | XXXXXXXX XXXXXXXX _B |
| 003A22 _H | 003C22 _H | | | | |
| 003A23 _H | 003C23 _H | | | | |

| Address | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|---------------|--------------|--------|---------------------------------|
| CAN0 | CAN1 | | | | |
| 003A24 _H | 003C24 _H | ID register 1 | IDR1 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A25 _H | 003C25 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A26 _H | 003C26 _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A27 _H | 003C27 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A28 _H | 003C28 _H | ID register 2 | IDR2 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A29 _H | 003C29 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A2A _H | 003C2A _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A2B _H | 003C2B _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A2C _H | 003C2C _H | ID register 3 | IDR3 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A2D _H | 003C2D _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A2E _H | 003C2E _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A2F _H | 003C2F _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A30 _H | 003C30 _H | ID register 4 | IDR4 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A31 _H | 003C31 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A32 _H | 003C32 _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A33 _H | 003C33 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A34 _H | 003C34 _H | ID register 5 | IDR5 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A35 _H | 003C35 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A36 _H | 003C36 _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A37 _H | 003C37 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A38 _H | 003C38 _H | ID register 6 | IDR6 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A39 _H | 003C39 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A3A _H | 003C3A _H | | | | XXXXXXXX XXXXXXXXX _B |
| 003A3B _H | 003C3B _H | | | | XXXXX--- XXXXXXXXX _B |

(Continued)

(Continued)

| Address | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|----------------|--------------|--------|---------------------------------|
| CAN0 | CAN1 | | | | |
| 003A3C _H | 003C3C _H | ID register 7 | IDR7 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A3D _H | 003C3D _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A3E _H | 003C3E _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A3F _H | 003C3F _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A40 _H | 003C40 _H | ID register 8 | IDR8 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A41 _H | 003C41 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A42 _H | 003C42 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A43 _H | 003C43 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A44 _H | 003C44 _H | ID register 9 | IDR9 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A45 _H | 003C45 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A46 _H | 003C46 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A47 _H | 003C47 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A48 _H | 003C48 _H | ID register 10 | IDR10 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A49 _H | 003C49 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A4A _H | 003C4A _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A4B _H | 003C4B _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A4C _H | 003C4C _H | ID register 11 | IDR11 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A4D _H | 003C4D _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A4E _H | 003C4E _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A4F _H | 003C4F _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A50 _H | 003C50 _H | ID register 12 | IDR12 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A51 _H | 003C51 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A52 _H | 003C52 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A53 _H | 003C53 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A54 _H | 003C54 _H | ID register 13 | IDR13 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A55 _H | 003C55 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A56 _H | 003C56 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A57 _H | 003C57 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A58 _H | 003C58 _H | ID register 14 | IDR14 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A59 _H | 003C59 _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A5A _H | 003C5A _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A5B _H | 003C5B _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A5C _H | 003C5C _H | ID register 15 | IDR15 | R/W | XXXXXXXX XXXXXXXXX _B |
| 003A5D _H | 003C5D _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A5E _H | 003C5E _H | | | | XXXXX--- XXXXXXXXX _B |
| 003A5F _H | 003C5F _H | | | | XXXXX--- XXXXXXXXX _B |

10. Interrupt Map

| Interrupt cause | EI ² OS clear | Interrupt vector | | Interrupt control register | |
|--|-----------------------------|------------------|----------|----------------------------|---------|
| | | Number | Address | Number | Address |
| Reset | N/A | #08 | FFFFFDCH | — | — |
| INT9 instruction | N/A | #09 | FFFFFD8H | — | — |
| Exception | N/A | #10 | FFFFFD4H | — | — |
| CAN 0 RX | N/A | #11 | FFFFD0H | ICR00 | 0000B0H |
| CAN 0 TX/NS | N/A | #12 | FFFFFCCH | | |
| CAN 1 RX | N/A | #13 | FFFFC8H | ICR01 | 0000B1H |
| CAN 1 TX/NS | N/A | #14 | FFFFC4H | | |
| External Interrupt INT0/INT1 | *1 | #15 | FFFFC0H | ICR02 | 0000B2H |
| Time Base Timer | N/A | #16 | FFFFBCH | | |
| 16-bit Reload Timer 0 | *1 | #17 | FFFFB8H | ICR03 | 0000B3H |
| 8/10-bit A/D Converter | *1 | #18 | FFFFB4H | | |
| 16-bit Free-run Timer | N/A | #19 | FFFFB0H | ICR04 | 0000B4H |
| External Interrupt INT2/INT3 | *1 | #20 | FFFFACH | | |
| Serial I/O | *1 | #21 | FFFFA8H | ICR05 | 0000B5H |
| 8/16-bit PPG 0/1 | N/A | #22 | FFFFA4H | | |
| Input Capture 0 | *1 | #23 | FFFFA0H | ICR06 | 0000B6H |
| External Interrupt INT4/INT5 | *1 | #24 | FFFF9CH | | |
| Input Capture 1 | *1 | #25 | FFFF98H | ICR07 | 0000B7H |
| 8/16-bit PPG 2/3 | N/A | #26 | FFFF94H | | |
| External Interrupt INT6/INT7 | *1 | #27 | FFFF90H | ICR08 | 0000B8H |
| Watch Timer | N/A | #28 | FFFF8CH | | |
| 8/16-bit PPG 4/5 | N/A | #29 | FFFF88H | ICR09 | 0000B9H |
| Input Capture 2/3 | *1 | #30 | FFFF84H | | |
| 8/16-bit PPG 6/7 | N/A | #31 | FFFF80H | ICR10 | 0000BAH |
| Output Compare 0 | *1 | #32 | FFFF7CH | | |
| Output Compare 1 | *1 | #33 | FFFF78H | ICR11 | 0000BBH |
| Input Capture 4/5 | *1 | #34 | FFFF74H | | |
| Output Compare 2/3 - Input Capture 6/7 | *1 | #35 | FFFF70H | ICR12 | 0000BCH |
| 16-bit Reload Timer 1 | *1 | #36 | FFFF6CH | | |
| UART 0 RX | *2 | #37 | FFFF68H | ICR13 | 0000BDH |
| UART 0 TX | *1 | #38 | FFFF64H | | |
| UART 1 RX | *2 | #39 | FFFF60H | ICR14 | 0000BEH |
| UART 1 TX | *1 | #40 | FFFF5CH | | |
| Flash Memory | N/A | #41 | FFFF58H | ICR15 | 0000BFH |
| Delayed interrupt | N/A | #42 | FFFF54H | | |

(Continued)

11. Electrical Characteristics

11.1 Absolute Maximum Ratings

($V_{SS} = AV_{SS} = 0.0$ V)

| Parameter | Symbol | Value | | Units | Remarks |
|---------------------------------------|--------------------|----------------|----------------|-------|---|
| | | Min | Max | | |
| Power supply voltage | V_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | |
| | AV_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $V_{CC} = AV_{CC}$ *1 |
| | AV_{RH}, AV_{RL} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $AV_{CC} \geq AV_{RH}/AV_{RL}, AV_{RH} \geq AV_{RL}$ *1 |
| Input voltage | V_I | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | *2 |
| Output voltage | V_O | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | *2 |
| Maximum clamp current | I_{CLAMP} | -2.0 | +2.0 | mA | *6 |
| Total maximum clamp current | $\sum I_{CLAMP} $ | - | 20 | mA | *6 |
| "L" level max output current | I_{OL} | - | 15 | mA | *3 |
| "L" level avg. output current | I_{OLAV} | - | 4 | mA | *4 |
| "L" level max overall output current | ΣI_{OL} | - | 100 | mA | |
| "L" level avg. overall output current | ΣI_{OLAV} | - | 50 | mA | *5 |
| "H" level max output current | I_{OH} | - | -15 | mA | *3 |
| "H" level avg. output current | I_{OHAV} | - | -4 | mA | *4 |
| "H" level max overall output current | ΣI_{OH} | - | -100 | mA | |
| "H" level avg. overall output current | ΣI_{OHAV} | - | -50 | mA | *5 |
| Power consumption | P_D | - | 500 | mW | Flash device |
| | | - | 400 | mW | MASK ROM |
| Operating temperature | T_A | -40 | +105 | °C | |
| Storage temperature | T_{STG} | -55 | +150 | °C | |

*1 : AV_{CC} , AV_{RH} , AV_{RL} should not exceed V_{CC} . Also, AV_{RH} , AV_{RL} should not exceed AV_{CC} , and AV_{RL} does not exceed AV_{RH} .

*2 : V_I and V_O should not exceed $V_{CC} + 0.3$ V. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.

*3 : The maximum output current is a peak value for a corresponding pin.

*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.


*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

*6 :

- Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0
- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The + B signal should always be applied with a limiting resistance placed between the + B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the + B input pin open.

- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :

■ Input/Output Equivalent circuits



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

11.2 Recommended Conditions

($V_{SS} = AV_{SS} = 0.0 \text{ V}$)

| Parameter | Symbol | Value | | | Units | Remarks |
|-----------------------|-------------------|-------|-----|------|--------------------|--|
| | | Min | Typ | Max | | |
| Power supply voltage | V_{CC}, AV_{CC} | 4.5 | 5.0 | 5.5 | V | Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S) |
| | | 3.5 | 5.0 | 5.5 | | Under normal operation when A/D converter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S) |
| | | 3.0 | — | 5.5 | V | Under normal operation when A/D converter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S) |
| Smooth capacitor | C_s | 0.022 | 0.1 | 1.0 | μF | * |
| Operating temperature | T_A | -40 | — | +105 | $^{\circ}\text{C}$ | |


*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ C Pin Connection Diagram



11.3 DC Characteristics

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

| Parameter | Symbol | Pin name | Condition | Value | | | Units | Remarks |
|----------------------|------------|---|---|----------------|-----|----------------|---------------|----------------------|
| | | | | Min | Typ | Max | | |
| Input H voltage | V_{IHS} | CMOS hysteresis input pin | — | 0.8 V_{CC} | — | $V_{CC} + 0.3$ | V | |
| | V_{IH} | TTL input pin | — | 2.0 | — | — | V | |
| | V_{IHM} | MD input pin | — | $V_{CC} - 0.3$ | — | $V_{CC} + 0.3$ | V | |
| Input L voltage | V_{ILS} | CMOS hysteresis input pin | — | $V_{CC} - 0.3$ | — | 0.2 V_{CC} | V | |
| | V_{IL} | TTL input pin | — | — | — | 0.8 | V | |
| | V_{ILM} | MD input pin | — | $V_{SS} - 0.3$ | — | $V_{SS} + 0.3$ | V | |
| Output H voltage | V_{OH} | All output pins | $V_{CC} = 4.5\text{ V}$, $I_{OH} = -4.0\text{ mA}$ | $V_{CC} - 0.5$ | — | — | V | |
| Output L voltage | V_{OL} | All output pins | $V_{CC} = 4.5\text{ V}$, $I_{OL} = 4.0\text{ mA}$ | — | — | 0.4 | V | |
| Input leak current | I_{IL} | — | $V_{CC} = 5.5\text{ V}$, $V_{SS} < V_i < V_{CC}$ | -5 | — | 5 | μA | |
| Pull-up resistance | R_{UP} | P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST | — | 25 | 50 | 100 | k Ω | |
| Pull-down resistance | R_{DOWN} | MD2 | — | 25 | 50 | 100 | k Ω | Except Flash devices |

(Continued)


(Continued)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

| Parameter | Symbol | Pin name | Value | | | Units | Remarks |
|--------------------------------|-------------------------------------|----------|-------|-------|-----|-------|---|
| | | | Min | Typ | Max | | |
| Clock cycle time | tCYL | X0, X1 | 62.5 | — | 333 | ns | No multiplier When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$ |
| | | | 62.5 | — | 125 | ns | PLL multiplied by 1 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$ |
| | | | 125 | — | 250 | ns | PLL multiplied by 2 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$ |
| | | | 187.5 | — | 333 | ns | PLL multiplied by 3 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$ |
| | | | 250 | — | 333 | ns | PLL multiplied by 4 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$ |
| | | | 200 | — | 333 | ns | When using an oscillator circuit $V_{CC} < 4.5\text{ V}$ (MB90F548GL(S)/543G(S)/547G(S)/548G(S)) |
| | | | 62.5 | — | 333 | ns | No multiplier When using an external clock |
| | | | 62.5 | — | 125 | ns | PLL multiplied by 1 When using an external clock |
| | | | 125 | — | 250 | ns | PLL multiplied by 2 When using an external clock |
| | | | 187.5 | — | 333 | ns | PLL multiplied by 3 When using an external clock |
| | | | 250 | — | 333 | ns | PLL multiplied by 4 When using an external clock |
| | tLCYL | X0A, X1A | — | 30.5 | — | μs | |
| Input clock pulse width | P _{WH} , P _{WL} | X0 | 10 | — | — | ns | Duty ratio is about 30% to 70%. |
| | P _{WLH} , P _{WLL} | X0A | — | 15.2 | — | μs | |
| Input clock rise and fall time | t _{CR} , t _{CF} | X0 | — | — | 5 | ns | When using an external clock |
| Machine clock frequency | f _{CP} | — | 1.5 | — | 16 | MHz | When using main clock |
| | f _{LCP} | — | — | 8.192 | — | kHz | When using sub-clock |
| Machine clock cycle time | t _{CP} | — | 62.5 | — | 666 | ns | When using main clock |
| | t _{LCP} | — | — | 122.1 | — | μs | When using sub-clock |

■ Clock Timing



■ Guaranteed PLL operation range




11.4.2 Clock Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

| Parameter | Symbol | Pin name | Condition | Value | | Units | Remarks |
|-------------|-------------------|----------|-----------------------------|-------|-----|-------|---------|
| | | | | Min | Max | | |
| Cycle time | t _{CYC} | CLK | V _{CC} = 5 V ± 10% | 62.5 | — | ns | |
| CLK↑ → CLK↓ | t _{CHCL} | | | 20 | — | ns | |



11.4.3 Reset and Hardware Standby Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

| Parameter | Symbol | Pin name | Value | | Units | Remarks |
|-----------------------------|-------------------|------------|--|-----|-------|---|
| | | | Min | Max | | |
| Reset input time | t _{RSTL} | <u>RST</u> | 4 t _{CP} | — | ns | Under normal operation |
| | | | Oscillation time of oscillator + 4 t _{CP} | — | ms | In stop mode |
| | | | 100 | — | μs | In pseudo timer mode (MB90543G(S)/547G(S)/548G(S)) |
| | | | 4 t _{CP} | — | ns | In pseudo timer mode (Other than MB90543G(S)/547G(S)/548G(S)) |
| | | | 2 t _{LCP} | — | μs | In sub-clock mode, sub-sleep mode, timer mode |
| Hardware standby input time | t _{HSTL} | <u>HST</u> | 4 t _{CP} | — | ns | Under normal operation |

Note : "t_{CP}" represents one cycle time of the machine clock.

Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ns.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.


11.4.7 Ready Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

| Parameter | Symbol | Pin name | Condition | Value | | Units | Remarks |
|----------------|------------|----------|-----------|-------|-----|-------|---------|
| | | | | Min | Max | | |
| RDY setup time | t_{RYHS} | RDY | — | 45 | — | ns | |
| RDY hold time | t_{RYHH} | RDY | — | 0 | — | ns | |

Note : If the RDY setup time is insufficient, use the auto-ready function.



11.5 A/D Converter

11.5.1 Electrical Characteristics

($V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $3.0 \text{ V} \leq AVRH - AVRL$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)


| Parameter | Symbol | Pin name | Value | | | Units | Remarks |
|----------------------------------|-----------|------------------|---------------------|----------------|------------------|---------------|--|
| | | | Min | Typ | Max | | |
| Resolution | — | — | — | — | 10 | bit | |
| Conversion error | — | — | — | — | ± 5.0 | LSB | |
| Nonlinearity error | — | — | — | — | ± 2.5 | LSB | |
| Differential nonlinearity error | — | — | — | — | ± 1.9 | LSB | |
| Zero transition voltage | V_{OT} | AN0 to AN7 | AVRL - 3.5 LSB | AVRL + 0.5 LSB | AVRL + 4.5 LSB | V | |
| Full scale transition voltage | V_{FST} | AN0 to AN7 | AVRH - 6.5 LSB | AVRH - 1.5 LSB | AVRH + 1.5 LSB | V | |
| Compare time | — | — | 352 t _{CP} | — | — | ns | Internal frequency : 16 MHz |
| Sampling time | — | — | 64 t _{CP} | — | — | ns | Internal frequency : 16 MHz |
| Analog port input current | I_{AIN} | AN0 to AN7 | -1 | — | 1 | μA | $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 1\%$ |
| Analog input voltage range | V_{AIN} | AN0 to AN7 | AVRL | — | AVRH | V | |
| Reference voltage range | — | AVRH | AVRL + 2.7 | — | AV _{CC} | V | |
| | — | AVRL | 0 | — | AVRH - 2.7 | V | |
| Power supply current | I_A | AV _{CC} | — | 5 | — | mA | |
| | I_{AH} | AV _{CC} | — | — | 5 | μA | * |
| Reference voltage supply current | I_R | AVRH | — | 400 | 600 | μA | Flash device |
| | | | — | 140 | 260 | μA | MASK ROM |
| | I_{RH} | AVRH | — | — | 5 | μA | * |
| Offset between input channels | — | AN0 to AN7 | — | — | 4 | LSB | |

* : When not using an A/D converter, this is the current ($V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$) when the CPU is stopped.


Note: The functionality of the A/D converter is only guaranteed for $V_{CC} = 5.0 \text{ V} \pm 10\%$ (also for MB90543G(S)/547G(S)/548G(S)/F548G(S)/F548GL(S)).

12. Example Characteristics


■ "H" level output voltage



■ "L" level output voltage



■ "H" level input voltage/ "L" level input voltage
(Hysteresis input)



■ Power supply current (MB90549G)

