

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gs-9016

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G						
Dperation clock frequency : $fsys/2^1$, $fsys/2^3$, $fsys/2^5$ ($fsys = System$ clock frequency)								
Supports External Event Count func	tion							
Signals an interrupt when overflow								
Supports Timer Clear when a match	with Output Compare (Channel 0)							
Operation clock freq. : fsys/2 ² , fsys/2 ⁴ , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clock freq.)								
Signals an interrupt when a match w	rith 16-bit Free-run Timer							
Four 16-bit compare registers								
A pair of compare registers can be u	sed to generate an output signal							
Rising edge, falling edge or rising &	falling edge sensitive							
Four 16-bit Capture registers								
Signals an interrupt upon external e	vent							
Supports 8-bit and 16-bit operation r	nodes							
Eight 8-bit reload counters								
Eight 8-bit reload registers for L puls	e width							
Eight 8-bit reload registers for H puls	se width							
		unter or as 8-bit prescaler plus 8-bit						
reload counter								
4 output pins								
Operation clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μ s@fosc = 4 MHz								
fsys = System clock frequency, fosc = Oscillation clock frequency)								
Conforms to CAN Specification Vers	ion 2.0 Part A and B							
Automatic re-transmission in case of	ferror							
Automatic transmission responding	to Remote Frame							
Prioritized 16 massage buffers for da	ata and ID's supports multipe massag	ges						
Flexible configuration of acceptance	filtering :							
Full bit compare/Full bit mask/Two p	artial bit masks							
Supports up to 1 Mbps								
Sub-clock for low power operation								
Can be programmed edge sensitive	or level sensitive							
External access using the selectable	e 8-bit or 16-bit bus is enabled							
(external bus mode.)								
Virtually all external pins can be use	d as general purpose I/O							
All push-pull outputs and schmitt trig	ger inputs							
Bit-wise programmable as input/outp	out or peripheral signal							
Supports automatic programming, E	mbeded Algorithm							
Write/Erase/Erase-Suspend/Erase-F	Resume commands							
=	ock							
Erase can be performed on each block Block protection by externally programmed voltage								
	MB90F549G (S) /F546G (S) MB90F548GL(S) Operation clock frequency : fsys/2 ¹ , Supports External Event Count funct Signals an interrupt when overflow Supports Timer Clear when a match Operation clock freq. : fsys/2 ² , fsys/2 Signals an interrupt when a match w Four 16-bit compare registers A pair of compare registers can be u Rising edge, falling edge or rising & Four 16-bit Capture registers Signals an interrupt upon external even Supports 8-bit and 16-bit operation r Eight 8-bit reload counters Eight 8-bit reload registers for L puls Eight 8-bit reload registers for L puls Eight 8-bit reload counters can be reload counter 4 output pins Operation clock freq. : fsys, fsys/2 ¹ , f (fsys = System clock frequency, fos Conforms to CAN Specification Vers Automatic re-transmission in case of Automatic transmission responding f Prioritized 16 massage buffers for da Flexible configuration of acceptance Full bit compare/Full bit mask/Two p Supports up to 1 Mbps Sub-clock for low power operation Can be programmed edge sensitive External access using the selectable (external bus mode.) Virtually all external pins can be use All push-pull outputs and schmitt trig Bit-wise programmable as input/outp Sub-clock for 32 kHz Sub clock low Supports automatic programming, E Write/Erase/Erase-Suspend/Erase-F A flag indicating completion of the al Number of erase cycles : 10,000 tim Data retention time : 10 years Boot block configuration	MB90F349G (S) //F340G (S) MB90548G (S) MB90548G (S) MB90548G (S) Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock Supports External Event Count function Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : fsys/2 ² , fsys/2 ⁶ , fsys/2 ⁶ (fsys = System clock Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers A pair of compare registers Signals an interrupt upon external event Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload registers for L pulse width Supports 10 clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fc (fsys = System clock frequency, fosc = Oscillation clock frequency) Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic re-transmission is case of error Automatic ransmission responding to Remote Frame Prioritized 16 massage buffers for data and ID's supports multipe massa Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps Sub-clock for 32 kHz Sub clock low power operation Can be programmed edge sensitive or level sensitive External access using the sele						

*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.




Pin No.		Pin name	Circuit type	Function
LQFP*2	QFP ^{∗1}	Finname	Circuit type	Function
		P95		General I/O port. This function is always enabled.
72	74	RX0	D	RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
		P96		General I/O port. This function is enabled when CAN1 disables the output.
73	75	TX1	D	TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series) .
		P97		General I/O port. This function is always enabled.
74	76 RX1 D		D	RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series) .
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AVcc	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV_{CC} is applied to V_{CC} .
35	37	AVss	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	с	Input pins for specifying the operating mode. The pins must be directly connected to Vcc or Vss.
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to Vcc or Vss.
25	27	С	-	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	Vcc	Power supply	Input pin for power supply (5.0 V) .
9, 40, 79	11, 42, 81	Vss	Power supply	Input pin for power supply (0.0 V) .


*1 : FPT-100P-M06

*2 : FPT-100P-M20









(13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(14) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(15) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

(16) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.



Address	Register	Abbreviation	Access	Resource name	Initial value
A2н to A4н	Prohibited				
А5н	Automatic ready function select register	ARSR	W		0011_00В
А6н	External address output control register	HACR	W	External Memory Access	00000000
А7н	Bus control signal selection register	ECSR	W		000000_в
А8н	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 0 0 1 0 Ов
ААн	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0B
AB _H to AD _H	Prohibited				
АЕн	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	000Х000в
AFн	Prohibited		•		
В0н	Interrupt control register 00	ICR00	R/W		00000111в
В1н	Interrupt control register 01	ICR01	R/W		00000111в
В2н	Interrupt control register 02	ICR02	R/W	-	00000111в
ВЗн	Interrupt control register 03	ICR03	R/W	-	00000111в
В4н	Interrupt control register 04	ICR04	R/W		00000111в
В5н	Interrupt control register 05	ICR05	R/W		00000111в
В6н	Interrupt control register 06	ICR06	R/W		00000111в
В7н	Interrupt control register 07	ICR07	R/W	Interrupt	00000111в
В8н	Interrupt control register 08	ICR08	R/W	controller	00000111в
В9н	Interrupt control register 09	ICR09	R/W		00000111в
ВАн	Interrupt control register 10	ICR10	R/W		00000111в
ВВн	Interrupt control register 11	ICR11	R/W		00000111в
ВСн	Interrupt control register 12	ICR12	R/W		00000111в
BDн	Interrupt control register 13	ICR13	R/W		00000111в
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
BF _H	Interrupt control register 15	ICR15	R/W		00000111в
COн to FFн	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF1⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF2⊦	Program address detection register 0	PADR0	R/W	Address Match	XXXXXXXXB
1FF3⊦	Program address detection register 1	PADR1	R/W	Detection Function	XXXXXXXXB
1FF4 _H	Program address detection register 1	PADR1	R/W		XXXXXXXXB
1FF5⊦	Program address detection register 1	PADR1	R/W		XXXXXXXXB

(Continued)



9. CAN Controller

The MB90540G series contains two CAN controllers (CAN0 and CAN1), the MB90545G series contains only one (CAN0). The Evaluation Chip MB90V540G also has two CAN controllers.

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - □ 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	Kegiatei	Abbieviation	ALLESS	initial value	
000070н	000080н	Message buffer valid register	BVALR	R/W	00000000 00000000в	
000071н	000081 н	Nessage builet valid register	DVALK	N/ W	0000000 000000B	
000072н	000082н	Transmit request register	TREOR	R/W	0000000 0000000	
000073н	000083н		IREQR	r//v		
000074н	000084н	Transmit cancel register	TCANR	w	0000000 0000000 _в	
000075н	000085н		ICANK	vv	0000000 00000008	
000076н	000086н	Transmit complete register	TCR	R/W	0000000 0000000	
000077н	000087н		ICK	r/vv	000000000000000000000000000000000000000	
000078н	000088н	Receive complete register	RCR	R/W	00000000 00000000в	
000079н	000089н	Receive complete register	RCR	r/vv		
00007Ан	00008Ан	Remote request receiving register	RRTRR	R/W	0000000 0000000в	
00007Bн	00008Bн	Remote request receiving register		N/ W	0000000 000000B	
00007Cн	00008Сн		ROVRR	R/W	00000000 00000000в	
00007Dн	00008Dн	Receive overrun register	ROVER	r/vv		
00007Eн	00008Eн	Receive interrupt enable register	RIER	R/W	0000000 0000000-	
00007Fн	00008Fн	Receive interrupt enable register		IN/ VV	00000000 00000000B	

(Continued)




Address		Desister	Abbreviation	A	Initial Value	
CAN0	CAN1	- Register	Appreviation	Access	initiai value	
003В00н	003D00н	- Control status register	CSR	R/W, R	00000 00-1в	
003B01н	003D01н		CSK	K/VV, K	00000 00-1в	
003В02н	003D02н	Lest quest indicator register	LEIR	R/W	000-000в	
003В03н	003D03н	Last event indicator register	LEIR	K/ VV	000-000B	
003В04н	003D04н	Receive/transmit error counter register	RTEC	R	0000000 0000000в	
003В05н	003D05н	- Receive/transmit error counter register	RIEC	ĸ		
003В06н	003D06н	Pit timing register	BTR	R/W	-1111111 1111111в	
003В07н	003D07н	Bit timing register	DIK	R/VV	-1111111 1111111	
003В08н	003D08н		IDER	R/W		
003В09н	003D09н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXXB	
003В0Ан	003D0AH		TRTRR	R/W	0000000 0000000в	
003В0Вн	003D0BH	 Transmit RTR register 		R/VV	0000000 000000B	
003В0Сн	003D0CH	Demote from a receive weiting register	RFWTR	R/W		
003B0DH	003D0DH	- Remote frame receive waiting register	KEVVIK	R/W	XXXXXXXX XXXXXXXXB	
003В0Ен	003D0Eн	Transmit request enable register	TIER	R/W	0000000 0000000в	
003B0Fн	003D0Fн	- Transmit request enable register	HER	K/VV	0000000 000000B	
003B10н	003D10н				XXXXXXXX XXXXXXXxx	
003B11н	003D11н		AMSR	R/W	~~~~~~	
003B12н	003D12н	Acceptance mask select register	AWSR	K/VV	XXXXXXXX XXXXXXXxx	
003B13н	003D13н				^^^^^	
003B14н	003D14н					
003B15н	003D15н	Assentance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXXB	
003B16н	003D16н	Acceptance mask register 0	AWKU	K/VV	XXXXX XXXXXXXXB	
003B17н	003D17н	7			^^^^^	
003B18н	003D18н					
003B19н	003D19⊦	Acceptopop mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXXB	
003В1Ан	003D1Aн	Acceptance mask register 1		17/10	XXXXX XXXXXXXxB	
003B1Bн	003D1BH				~~~~~ ~~~~~	

List of Message Buffers (ID Registers)

Address		Pagistar	Abbreviation	A	Initial Value		
CAN0	CAN1	Register	Appreviation	Access	initial value		
003A00н to 003A1Fн	003C00н to 003C1Fн	General-purpose RAM	_	R/W	XXXXXXXXB to XXXXXXXB		
003А20н	003С20н				XXXXXXXX XXXXXXXxx		
003A21н	003C21н	ID register 0	IDR0	R/W	~~~~~~		
003А22н	003С22н	ID register 0	IDRO	r./ v v	XXXXX XXXXXXXXB		
003А23н	003С23н				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		



- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- □ Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



11.2 Recommended Conditions

 $(V_{SS} = AV_{SS} = 0.0 V)$


Parameter	Symbol	Value			Units	Remarks
raiameter	Symbol	Min	Тур	Max	Units	Kelliarks
			5.0			Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)
Power supply voltage	Vcc, AVcc	4.5		5.5	V	Under normal operation when A/D conveter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.5	5.0	5.5	v	Under normal operation when A/D conveter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)
		3.0	—	5.5	V	Maintain RAM data in stop mode
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*
Operating temperature	TA	-40	_	+105	°C	

*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.







 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10\%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})

B		D '		Value			- ·		
Parameter	Symbol	Pin name	Min	Тур	Max	Units	Remarks		
			62.5	_	333	ns	No multiplier When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			62.5	_	125	ns	PLL multiplied by 1 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			125	_	250	ns	PLL multiplied by 2 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			187.5	_	333	ns	PLL multiplied by 3 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
Clock cycle time	tcy∟	X0, X1	250	_	333	ns	PLL multiplied by 4 When using an oscillator circuit $V_{cc} = 5.0 V \pm 10\%$		
			200	_	333	ns	When using an oscillator circuit Vcc < 4.5 V(MB90F548GL(S)/543G(S)/ 547G(S)/548G(S))		
			62.5	_	333	ns	No multiplier When using an external clock		
			62.5	_	125	ns	PLL multiplied by 1 When using an external clock		
			125	_	250	ns	PLL multiplied by 2 When using an external clock		
			187.5	-	333	ns	PLL multiplied by 3 When using an external clock		
			250	_	333	ns	PLL multiplied by 4 When using an external clock		
	t LCYL	X0A, X1A	-	30.5	-	μs			
Input clock pulse width	Pwh, Pwl	X0	10	—	—	ns	Duty ratio is about 30% to 70% .		
	Pwlh, Pwll	X0A	—	15.2	—	μs			
Input clock rise and fall time	tcr, tcr	X0	_	_	5	ns	When using an external clock		
Machine clock frequency	fcp	-	1.5	—	16	MHz	When using main clock		
	flcp	-	—	8.192	—	kHz	When using sub-clock		
Machine clock cycle time	tcp	-	62.5	—	666	ns	When using main clock		
Machine Gook Cycle uille	t LCP	-	-	122.1	-	μs	When using sub-clock		












11.4.5 Bus Timing (Read)

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ °C to } + 105 \text{ °C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ °C to } + 105 \text{ °C})

Parameter	Symbol	Pin name	Condition	Va	alue	Units	Remarks
Farameter	Symbol	Finname	Condition	Min	Max	Units	Reillarks
ALE pulse width	t lhll	ALE		tcp/2 — 20	-	ns	
Valid address $\rightarrow ALE \downarrow$ time	tavll	ALE, A16 to A23, AD00 to AD15		tcp/2 — 20	_	ns	
$ALE\downarrow \rightarrow Address valid time$	tllax	ALE, AD00 to AD15		tср/2 — 15	-	ns	
Valid address $\rightarrow \overline{RD}\downarrow$ time	t avrl	A16 toA23, AD00 to AD15, RD		tcp — 15	_	ns	
Valid address → Valid data input	tavdv	A16 to A23, AD00 to AD15		-	5 tcp/2 - 60	ns	
RD pulse width	trlrh	RD	_	3 t _{CP} /2 — 20	-	ns	
$\overline{RD} \downarrow \rightarrow Valid data input$	t RLDV	RD, AD00 to AD15		_	3 tcp/2 — 60	ns	
$\overline{RD} \uparrow \to Data$ hold time	t RHDX	RD, AD00 to AD15		0	-	ns	
$\overline{RD}^{\uparrow} \rightarrow ALE^{\uparrow}$ time	trhlh	RD, ALE		tcp/2 — 15	-	ns	
\overline{RD} $\uparrow \rightarrow Address$ valid time	t RHAX	RD, A16 to A23		tcp/2 — 10	_	ns	
Valid address $\rightarrow \text{CLK}^{\uparrow}$ time	tavch	A16 to A23, AD00 to AD15, CLK		tcp/2 — 20	_	ns	
$\overline{RD} \downarrow \rightarrow CLK\uparrow$ time	t RLCH	RD, CLK		tcp/2 — 20	-	ns	
$ALE \downarrow \rightarrow \overline{RD} \downarrow time$	tllrl	ALE, RD		tcp/2 — 15	_	ns	








11.4.6 Bus Timing (Write)

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ °C to} + 105 \text{ °C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 \text{ °C to} + 105 \text{ °C})

Parameter	Symbol	Symbol Pin name		Value		Units	Remarks
Farameter	Symbol	Fill lidine	Condition	Min	Max	Units	Remarks
Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time	tavwl	A16 to A23 AD00 to AD15, WR		tcp — 15	_	ns	
WR pulse width	twlwh	WR		3 tcp/2 — 20	—	ns	
Valid data output $\rightarrow \overline{WR}^{\uparrow}$ time	tovwн	AD00 to AD15, WR		3 tcp/2 — 20	_	ns	
$\overline{WR} \uparrow \to Data hold time$	twhdx	AD00 to AD15, WR	_	20	_	ns	
$\overline{WR}^{\uparrow} \rightarrow Address$ valid time	t WHAX	A16 to A23, WR		tcp/2 — 10	—	ns	
$\overline{WR}^{\uparrow} \rightarrow ALE^{\uparrow}$ time	twhlh	WR, ALE		tcp/2 — 15	—	ns	
$\overline{WR}^{\uparrow} \rightarrow CLK^{\uparrow}$ time	twlch	WR, CLK		t _{CP} /2 — 20	—	ns	






11.4.7 Ready Input Timing


 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^{\circ}\text{C to } + 105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^{\circ}\text{C to } + 105 \text{ }^{\circ}\text{C})

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max	Units	Remarks
RDY setup time	tryhs	RDY		45	-	ns	
RDY hold time	tryнн	RDY		0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.








11.5.3 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

Output impedance values of the external circuit of 15 kΩ or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.
Note: When the output impedance of the external circuit is too high the sampling period for analog voltages may not be sufficient.

Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).




11.5.4 Error

The smaller the |AVRH - AVRL|, the greater the error would become relatively.










Power supply current (MB90F549G)





13. Ordering Information

Part number	Package	Remarks
MB90F543GPF		
MB90F543GSPF		
MB90F546GPF		
MB90F546GSPF		
MB90F548GPF		
MB90F548GSPF		
MB90F548GLPF		
MB90F548GLSPF		
MB90F549GPF	100-pin Plastic QFP	
MB90F549GSPF	(FPT-100P-M06)	
MB90543GPF		
MB90543GSPF		
MB90547GPF		
MB90547GSPF		
MB90548GPF		
MB90548GSPF		
MB90549GPF		
MB90549GSPF		
MB90F543GPMC		
MB90F543GSPMC		
MB90F546GPMC		
MB90F546GSPMC		
MB90F548GPMC		
MB90F548GSPMC		
MB90F548GLPMC		
MB90F548GLSPMC		
MB90F549GPMC	100-pin Plastic LQFP	
MB90F549GSPMC	(FPT-100P-M20)	
MB90543GPMC		
MB90543GSPMC		
MB90547GPMC		
MB90547GSPMC		
MB90548GPMC		
MB90548GSPMC		
MB90549GPMC		
MB90549GSPMC		



14. Package Dimensions

