



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gse1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspf-gse1</a>

Features	MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G
16-bit Reload Timer (2 channels)	Operation clock frequency : $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = System clock frequency) Supports External Event Count function Signals an interrupt when overflow		
16-bit Free-run Timer	Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : $f_{sys}/2^2$ , $f_{sys}/2^4$ , $f_{sys}/2^6$ , $f_{sys}/2^8$ ( $f_{sys}$ = System clock freq.)		
16-bit Output Compare (4 channels)	Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers can be used to generate an output signal		
16-bit Input Capture (8 channels)	Rising edge, falling edge or rising & falling edge sensitive Four 16-bit Capture registers Signals an interrupt upon external event		
8/16-bit Programmable Pulse Generator (4 channels)	Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload registers for L pulse width Eight 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 4 output pins Operation clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ ( $f_{sys}$ = System clock frequency, $f_{osc}$ = Oscillation clock frequency)		
CAN Interface MB90540G series : 2 channels MB90545G series : 1 channel	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps		
32 kHz Sub-clock	Sub-clock for low power operation		
External Interrupt (8 channels)	Can be programmed edge sensitive or level sensitive		
External bus interface	External access using the selectable 8-bit or 16-bit bus is enabled (external bus mode.)		
I/O Ports	Virtually all external pins can be used as general purpose I/O All push-pull outputs and schmitt trigger inputs Bit-wise programmable as input/output or peripheral signal Sub-clock for 32 kHz Sub clock low power operation		
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Erase-Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block Block protection by externally programmed voltage		

\*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.

Pin No.		Pin name	Circuit type	Function
LQFP <sup>2</sup>	QFP <sup>1</sup>			
11	13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		$\overline{\text{WRH}}$		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		$\overline{\text{HAK}}$		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.

(Continued)

**(6) Pull-up/down resistors**

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

**(7) Crystal Oscillator Circuit**

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

**(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs**

Make sure to turn on the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs (AN0 to AN7) after turning-on the digital power supply ( $V_{CC}$ ) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable) .

**(9) Connection of Unused Pins of A/D Converter**

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = V_{SS}$ .

**(10) N.C. Pin**

The N.C. (internally connected) pin must be opened for use.

**(11) Notes on Energization**


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V) .

**(12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)**

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.


- If  $\overline{\text{RST}}$  pin is "H", the outputs become indeterminate.
- If  $\overline{\text{RST}}$  pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.

**■  $\overline{\text{RST}}$  pin is "H"**


\*1 : Power-on reset time : "Period of clock frequency"  $\times 2^{17}$  (Clock frequency of 16 MHz : 8.19 ms)

\*2 : Oscillation setting time : "Period of clock frequency"  $\times 2^{18}$  (Clock frequency of 16 MHz : 16.38 ms)



### (13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

### (14) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

### (15) Using REALOS

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

### (16) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

Address	Register	Abbreviation	Access	Resource name	Initial value
47 <sub>H</sub> to 4B <sub>H</sub>	Prohibited				
4C <sub>H</sub>	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 <sub>B</sub>
4D <sub>H</sub>	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 <sub>B</sub>
4E <sub>H</sub>	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 <sub>B</sub>
4F <sub>H</sub>	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 0 <sub>B</sub>
50 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0 <sub>B</sub>
51 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W		____ 0 0 0 0 <sub>B</sub>
52 <sub>H</sub>	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
53 <sub>H</sub>	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
54 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 0 <sub>B</sub>
55 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W		____ 0 0 0 0 <sub>B</sub>
56 <sub>H</sub>	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXXX <sub>B</sub>
57 <sub>H</sub>	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXXX <sub>B</sub>
58 <sub>H</sub>	Output compare control status register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 __ 0 0 <sub>B</sub>
59 <sub>H</sub>	Output compare control status register 1	OCS1	R/W		__ __ 0 0 0 0 0 <sub>B</sub>
5A <sub>H</sub>	Output compare control status register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 __ 0 0 <sub>B</sub>
5B <sub>H</sub>	Output compare control status register 3	OCS3	R/W		__ __ 0 0 0 0 0 <sub>B</sub>
5C <sub>H</sub> to 6B <sub>H</sub>	Prohibited				
6C <sub>H</sub>	Timer Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 0 <sub>B</sub>
6D <sub>H</sub>	Timer Data register	TCDT	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6E <sub>H</sub>	Timer Control register	TCCS	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6F <sub>H</sub>	ROM mirror function selection register	ROMM	R/W	ROM Mirror	_____ 1 <sub>B</sub>
70 <sub>H</sub> to 7F <sub>H</sub>	Reserved for CAN 0 Interface.				
80 <sub>H</sub> to 8F <sub>H</sub>	Reserved for CAN 1 Interface.				
90 <sub>H</sub> to 9D <sub>H</sub>	Prohibited				
9E <sub>H</sub>	Program address detection control status register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 <sub>B</sub>
9F <sub>H</sub>	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	_____ 0 <sub>B</sub>
A0 <sub>H</sub>	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 <sub>B</sub>
A1 <sub>H</sub>	Clock selection register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 <sub>B</sub>

(Continued)

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
3928 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
3929 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
392A <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
392B <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
392C <sub>H</sub>	Output Compare Register 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
392D <sub>H</sub>	Output Compare Register 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
392E <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
392F <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
3930 <sub>H</sub> to 39FF <sub>H</sub>	Reserved				
3A00 <sub>H</sub> to 3AFF <sub>H</sub>	Reserved for CAN 0 Interface.				
3B00 <sub>H</sub> to 3BFF <sub>H</sub>	Reserved for CAN 0 Interface.				
3C00 <sub>H</sub> to 3CFF <sub>H</sub>	Reserved for CAN 1 Interface.				
3D00 <sub>H</sub> to 3DFF <sub>H</sub>	Reserved for CAN 1 Interface.				
3E00 <sub>H</sub> to 3FFF <sub>H</sub>	Reserved				

■ Read/write notation

R/W : Reading and writing permitted  
R : Read-only  
W : Write-only

■ Initial value notation

0 : Initial value is "0".  
1 : Initial value is "1".  
X : Initial value is undefined.  
\_ : Initial value is unused.

**Note:** Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".



**List of Message Buffers (DLC Registers and Data Registers)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A60 <sub>H</sub>	003C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003C61 <sub>H</sub>				
003A62 <sub>H</sub>	003C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003C63 <sub>H</sub>				
003A64 <sub>H</sub>	003C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003C65 <sub>H</sub>				
003A66 <sub>H</sub>	003C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003C67 <sub>H</sub>				
003A68 <sub>H</sub>	003C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003C69 <sub>H</sub>				
003A6A <sub>H</sub>	003C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003C6B <sub>H</sub>				
003A6C <sub>H</sub>	003C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003C6D <sub>H</sub>				
003A6E <sub>H</sub>	003C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003C6F <sub>H</sub>				
003A70 <sub>H</sub>	003C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX
003A71 <sub>H</sub>	003C71 <sub>H</sub>				
003A72 <sub>H</sub>	003C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003C73 <sub>H</sub>				
003A74 <sub>H</sub>	003C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003C75 <sub>H</sub>				
003A76 <sub>H</sub>	003C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003C77 <sub>H</sub>				
003A78 <sub>H</sub>	003C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003C79 <sub>H</sub>				
003A7A <sub>H</sub>	003C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003C7B <sub>H</sub>				
003A7C <sub>H</sub>	003C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003C7D <sub>H</sub>				
003A7E <sub>H</sub>	003C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003C7F <sub>H</sub>				
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	003C80 <sub>H</sub> to 003C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

Parameter	Sym- bol	Pin name	Condition	Value			Units	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	Internal frequency : 16 MHz, At normal operating	—	40	55	mA	
			Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device
	I <sub>CCS</sub>		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA	
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V ± 10%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	μA	
				—	600	1100	μA	MB90F548GL (S) only
				—	200	400	μA	MB90543G(S)/547G(S)/548(S) only
	I <sub>CCL</sub>		Internal frequency : 8 kHz, At sub operation, T <sub>A</sub> = 25 °C	—	400	750	μA	MB90F548GL only
				—	50	100	μA	MASK ROM
				—	150	300	μA	Flash device
	I <sub>CCLS</sub>		Internal frequency : 8 kHz, At sub sleep, T <sub>A</sub> = 25 °C	—	15	40	μA	
I <sub>CCT</sub>	Internal frequency : 8 kHz, At timer mode, T <sub>A</sub> = 25 °C	—	7	25	μA			
I <sub>CCH1</sub>	At stop, T <sub>A</sub> = 25 °C	—	5	20	μA			
I <sub>CCH2</sub>	At hardware standby mode, T <sub>A</sub> = 25 °C	—	50	100	μA			
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, AVRL, C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF	

\* : The power supply current testing conditions are when using the external clock.

## 11.4 AC Characteristics

### 11.4.1 Clock Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ °C to }+105\text{ °C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ °C to }+105\text{ °C}$ )

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	$f_c$	X0, X1	3	—	16	MHz	No multiplier When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$
			8	—	16	MHz	PLL multiplied by 1 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$
			4	—	8	MHz	PLL multiplied by 2 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$
			3	—	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$
			3	—	4	MHz	PLL multiplied by 4 When using an oscillator circuit $V_{CC} = 5.0\text{ V} \pm 10\%$
			3	—	5	MHz	When using an oscillator circuit $V_{CC} < 4.5\text{ V}$ (MB90F548GL(S)/543G(S)/ 547G(S)/548G(S))
			3	—	16	MHz	No multiplier When using an external clock
			8	—	16	MHz	PLL multiplied by 1 When using an external clock
			4	—	8	MHz	PLL multiplied by 2 When using an external clock
			3	—	5.33	MHz	PLL multiplied by 3 When using an external clock
			3	—	4	MHz	PLL multiplied by 4 When using an external clock
	$f_{CL}$	X0A, X1A	—	32.768	—	kHz	

(Continued)


(Continued)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Clock cycle time	tcyl	X0, X1	62.5	—	333	ns	No multiplier When using an oscillator circuit $V_{CC} = 5.0 \text{ V} \pm 10\%$
			62.5	—	125	ns	PLL multiplied by 1 When using an oscillator circuit $V_{CC} = 5.0 \text{ V} \pm 10\%$
			125	—	250	ns	PLL multiplied by 2 When using an oscillator circuit $V_{CC} = 5.0 \text{ V} \pm 10\%$
			187.5	—	333	ns	PLL multiplied by 3 When using an oscillator circuit $V_{CC} = 5.0 \text{ V} \pm 10\%$
			250	—	333	ns	PLL multiplied by 4 When using an oscillator circuit $V_{CC} = 5.0 \text{ V} \pm 10\%$
			200	—	333	ns	When using an oscillator circuit $V_{CC} < 4.5 \text{ V}$ (MB90F548GL(S)/543G(S)/ 547G(S)/548G(S))
			62.5	—	333	ns	No multiplier When using an external clock
			62.5	—	125	ns	PLL multiplied by 1 When using an external clock
			125	—	250	ns	PLL multiplied by 2 When using an external clock
			187.5	—	333	ns	PLL multiplied by 3 When using an external clock
			250	—	333	ns	PLL multiplied by 4 When using an external clock
	tLCYL	X0A, X1A	—	30.5	—	μs	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	P <sub>WLH</sub> , P <sub>WLL</sub>	X0A	—	15.2	—	μs	
Input clock rise and fall time	t <sub>CR</sub> , t <sub>CF</sub>	X0	—	—	5	ns	When using an external clock
Machine clock frequency	f <sub>CP</sub>	—	1.5	—	16	MHz	When using main clock
	f <sub>LCP</sub>	—	—	8.192	—	kHz	When using sub-clock
Machine clock cycle time	t <sub>CP</sub>	—	62.5	—	666	ns	When using main clock
	t <sub>LCP</sub>	—	—	122.1	—	μs	When using sub-clock

### ■ Clock Timing




### ■ Guaranteed PLL operation range



- In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



- In stop mode



#### 11.4.8 Hold Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Pin floating $\rightarrow \overline{\text{HAK}}\downarrow$ time	$t_{\text{XHAL}}$	$\overline{\text{HAK}}$	—	30	$t_{\text{CP}}$	ns	
$\overline{\text{HAK}}\uparrow$ time $\rightarrow$ Pin valid time	$t_{\text{HAHV}}$	$\overline{\text{HAK}}$	—	$t_{\text{CP}}$	$2 t_{\text{CP}}$	ns	

Note : There is more than 1 cycle from the time HRQ is read to the time the  $\overline{\text{HAK}}$  is changed.

#### ■ Hold Timing



#### 11.4.9 UART0/1, Serial I/O Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Serial clock cycle time	$t_{\text{SCYC}}$	SCK0 to SCK2	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	$8 t_{\text{CP}}$	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	$t_{\text{SLOV}}$	SCK0 to SCK2, SOT0 to SOT2		— 80	80	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{\text{VSH}}$	SCK0 to SCK2, SIN0 to SIN2		100	—	ns	
SCK $\uparrow \rightarrow$ Valid SIN hold time	$t_{\text{SHIX}}$	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
Serial clock "H" pulse width	$t_{\text{SHSL}}$	SCK0 to SCK2	External clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	$4 t_{\text{CP}}$	—	ns	
Serial clock "L" pulse width	$t_{\text{SLSH}}$	SCK0 to SCK2		$4 t_{\text{CP}}$	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	$t_{\text{SLOV}}$	SCK0 to SCK2, SOT0 to SOT2		—	150	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{\text{VSH}}$	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
SCK $\uparrow \rightarrow$ Valid SIN hold time	$t_{\text{SHIX}}$	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	

Notes :


- AC characteristic in CLK synchronized mode.
- $C_L$  is load capacity value of pins when testing.
- For  $t_{\text{CP}}$  (Machine clock cycle time) , refer to “ (1) Clock Timing”.

#### 11.4.10 Timer Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN0, TIN1	—	$4\ t_{CP}$	—	ns	
	$t_{TIWL}$	IN0 to IN7					




#### 11.4.11 Timer Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
CLK $\uparrow$ → TOUT change time	$t_{TO}$	TOT0, TOT1, PPG0 to PPG3	—	30	—	ns	





(Continued)




### 11.5.3 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz) .

#### ■ Equipment of analog input circuit model




### 11.5.4 Error


The smaller the | AVRH – AVRL |, the greater the error would become relatively.

## 12. Example Characteristics


■ “H” level output voltage



■ “L” level output voltage





■ “H” level input voltage/ “L” level input voltage  
(Hysteresis input)



### 13. Ordering Information

Part number	Package	Remarks
MB90F543GPF MB90F543GSPF MB90F546GPF MB90F546GSPF MB90F548GPF MB90F548GSPF MB90F548GLPF MB90F548GLSPF MB90F549GPF MB90F549GSPF MB90543GPF MB90543GSPF MB90547GPF MB90547GSPF MB90548GPF MB90548GSPF MB90549GPF MB90549GSPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F543GPMC MB90F543GSPMC MB90F546GPMC MB90F546GSPMC MB90F548GPMC MB90F548GSPMC MB90F548GLPMC MB90F548GLSPMC MB90F549GPMC MB90F549GSPMC MB90543GPMC MB90543GSPMC MB90547GPMC MB90547GSPMC MB90548GPMC MB90548GSPMC MB90549GPMC MB90549GSPMC	100-pin Plastic LQFP (FPT-100P-M20)	

## 14. Package Dimensions



(Continued)

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.