



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspmc-g-v">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f543gspmc-g-v</a>

Starting by an external trigger input.  
Conversion time : 26.3 µs

- FULL-CAN interfaces
  - MB90540G series : 2 channels
  - MB90545G series : 1 channel
- Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

- External bus interface : Maximum address space 16 Mbytes
- Package: QFP-100, LQFP-100

## Contents

Features.....	1	Interrupt Map.....	35
Product Lineup .....	4	Electrical Characteristics.....	37
Pin Assignment .....	7	Example Characteristics.....	61
Pin Description .....	9	Ordering Information.....	66
I/O Circuit Type .....	14	Package Dimensions.....	67
Handling Devices.....	17	Major Changes.....	69
Block Diagram .....	21	Document History.....	69
Memory Map.....	22	Sales, Solutions, and Legal Information .....	70
I/O Map.....	23		
CAN Controller.....	29		

(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
72	74	P95	D	General I/O port. This function is always enabled.
		RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
		TX1		TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series).
74	76	P97	D	General I/O port. This function is always enabled.
		RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series).
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AV <sub>cc</sub>	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>cc</sub> is applied to V <sub>cc</sub> .
35	37	AV <sub>ss</sub>	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>cc</sub> .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V <sub>cc</sub>	Power supply	Input pin for power supply (5.0 V).
9, 40, 79	11, 42, 81	V <sub>ss</sub>	Power supply	Input pin for power supply (0.0 V).

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20

## 5. Handling Devices

### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V<sub>CC</sub> and V<sub>SS</sub>.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage (AV<sub>CC</sub>, AVR<sub>H</sub>) to exceed the digital power-supply voltage.

### (2) Handling unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 kΩ.

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.

Below is a diagram of how to use external clock.



### (4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

### (5) Power supply pins (V<sub>CC</sub>/V<sub>SS</sub>)

In products with multiple V<sub>CC</sub> or V<sub>SS</sub> pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electromagnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect V<sub>CC</sub> and V<sub>SS</sub> pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between V<sub>CC</sub> and V<sub>SS</sub> pins near the device.



Address	Register	Abbreviation	Access	Resource name	Initial value
24H	Serial mode register 1	SMR1	R/W	UART1	0 0 0 0 0 0 0B
25H	Serial control register 1	SCR1	R/W		0 0 0 0 1 0 0B
26H	Serial input data register 1/ Serial output data register 1	SIDR1/SODR1	R/W		XXXXXXXXB
27H	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0B
28H	UART1 prescaler control register	CDCR	R/W		0_ _ _ 1 1 1 1B
29H	Serial Edge select register	SES1	R/W		-----0B
2AH	Prohibited				
2BH	Serial I/O prescaler	SCDCR	R/W	Extended I/O Serial Interface	0_ _ _ 1 1 1 1B
2CH	Serial mode control register	SMCS	R/W		-----0 0 0 0B
2DH	Serial mode control register	SMCS	R/W		0 0 0 0 0 0 1 0B
2EH	Serial data register	SDR	R/W		XXXXXXXXB
2FH	Serial Edge select register	SES2	R/W		-----0B
30H	External interrupt enable register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0B
31H	External interrupt request register	EIRR	R/W		XXXXXXXXB
32H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
33H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0B
34H	A/D control status register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0B
35H	A/D control status register 1	ADCS1	R/W		0 0 0 0 0 0 0 0B
36H	A/D data register 0	ADCR0	R		XXXXXXXXB
37H	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XXB
38H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_ 0 0 _ _ 1B
39H	PPG1 operation mode control register	PPGC1	R/W		0_ 0 0 0 0 0 1B
3AH	PPG0/1 clock selection register	PPG01	R/W		0 0 0 0 0 _ _ B
3BH	Prohibited				
3CH	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0_ 0 0 0 _ _ 1B
3DH	PPG3 operation mode control register	PPGC3	R/W		0_ 0 0 0 0 0 1B
3EH	PPG2/3 Clock Selection Register	PPG23	R/W		0 0 0 0 0 0 _ _ B
3FH	Prohibited				
40H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0_ 0 0 0 _ _ 1B
41H	PPG5 operation mode control register	PPGC5	R/W		0_ 0 0 0 0 0 1B
42H	PPG4/5 clock selection register	PPG45	R/W		0 0 0 0 0 0 _ _ B
43H	Prohibited				
44H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0_ 0 0 0 _ _ 1B
45H	PPG7 operation mode control register	PPGC7	R/W		0_ 0 0 0 0 0 1B
46H	PPG6/7 clock selection register	PPG67	R/W		0 0 0 0 0 0 _ _ B

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		0 0 0 0 0 0 0 0 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0 0 0 0 0 0 0 _B
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0 <sub>H</sub>	Program address detection register 0	PADRO	R/W	Address Match Detection Function	XXXXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program address detection register 0	PADRO	R/W		XXXXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

*(Continued)*

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A24 <sub>H</sub>	003C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>	003C25 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>	003C26 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A27 <sub>H</sub>	003C27 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	003C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>	003C29 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>	003C2A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2B <sub>H</sub>	003C2B <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	003C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>	003C2D <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>	003C2E <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A2F <sub>H</sub>	003C2F <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	003C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>	003C31 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>	003C32 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A33 <sub>H</sub>	003C33 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A34 <sub>H</sub>	003C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>	003C35 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>	003C36 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A37 <sub>H</sub>	003C37 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	003C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>	003C39 <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>	003C3A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
003A3B <sub>H</sub>	003C3B <sub>H</sub>				XXXXX--- XXXXXXXXX <sub>B</sub>

*(Continued)*

**List of Message Buffers (DLC Registers and Data Registers)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A60 <sub>H</sub>	003C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003C61 <sub>H</sub>				
003A62 <sub>H</sub>	003C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003C63 <sub>H</sub>				
003A64 <sub>H</sub>	003C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003C65 <sub>H</sub>				
003A66 <sub>H</sub>	003C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003C67 <sub>H</sub>				
003A68 <sub>H</sub>	003C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003C69 <sub>H</sub>				
003A6A <sub>H</sub>	003C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003C6B <sub>H</sub>				
003A6C <sub>H</sub>	003C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003C6D <sub>H</sub>				
003A6E <sub>H</sub>	003C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003C6F <sub>H</sub>				
003A70 <sub>H</sub>	003C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX
003A71 <sub>H</sub>	003C71 <sub>H</sub>				
003A72 <sub>H</sub>	003C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003C73 <sub>H</sub>				
003A74 <sub>H</sub>	003C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003C75 <sub>H</sub>				
003A76 <sub>H</sub>	003C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003C77 <sub>H</sub>				
003A78 <sub>H</sub>	003C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003C79 <sub>H</sub>				
003A7A <sub>H</sub>	003C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003C7B <sub>H</sub>				
003A7C <sub>H</sub>	003C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003C7D <sub>H</sub>				
003A7E <sub>H</sub>	003C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003C7F <sub>H</sub>				
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	003C80 <sub>H</sub> to 003C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A88 <sub>H</sub> to 003A8F <sub>H</sub>	003C88 <sub>H</sub> to 003C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A90 <sub>H</sub> to 003A97 <sub>H</sub>	003C90 <sub>H</sub> to 003C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A98 <sub>H</sub> to 003A9F <sub>H</sub>	003C98 <sub>H</sub> to 003C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA0 <sub>H</sub> to 003AA7 <sub>H</sub>	003CA0 <sub>H</sub> to 003CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA8 <sub>H</sub> to 003AAF <sub>H</sub>	003CA8 <sub>H</sub> to 003CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB0 <sub>H</sub> to 003AB7 <sub>H</sub>	003CB0 <sub>H</sub> to 003CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB8 <sub>H</sub> to 003ABF <sub>H</sub>	003CB8 <sub>H</sub> to 003CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC0 <sub>H</sub> to 003AC7 <sub>H</sub>	003CC0 <sub>H</sub> to 003CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC8 <sub>H</sub> to 003ACF <sub>H</sub>	003CC8 <sub>H</sub> to 003CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD0 <sub>H</sub> to 003AD7 <sub>H</sub>	003CD0 <sub>H</sub> to 003CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD8 <sub>H</sub> to 003ADF <sub>H</sub>	003CD8 <sub>H</sub> to 003CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE0 <sub>H</sub> to 003AE7 <sub>H</sub>	003CE0 <sub>H</sub> to 003CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE8 <sub>H</sub> to 003AEF <sub>H</sub>	003CE8 <sub>H</sub> to 003CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF0 <sub>H</sub> to 003AF7 <sub>H</sub>	003CF0 <sub>H</sub> to 003CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF8 <sub>H</sub> to 003AFF <sub>H</sub>	003CF8 <sub>H</sub> to 003cff <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>

### 11.3 DC Characteristics

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks
				Min	Typ	Max		
Input H voltage	$V_{IHS}$	CMOS hysteresis input pin	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IH}$	TTL input pin	—	2.0	—	—	V	
	$V_{IHM}$	MD input pin	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
Input L voltage	$V_{ILS}$	CMOS hysteresis input pin	—	$V_{CC} - 0.3$	—	0.2 $V_{CC}$	V	
	$V_{IL}$	TTL input pin	—	—	—	0.8	V	
	$V_{ILM}$	MD input pin	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	
Output H voltage	$V_{OH}$	All output pins	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -4.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	$V_{OL}$	All output pins	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
Input leak current	$I_{IL}$	—	$V_{CC} = 5.5\text{ V}$ , $V_{SS} < V_i < V_{CC}$	-5	—	5	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST	—	25	50	100	k $\Omega$	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	k $\Omega$	Except Flash devices

(Continued)

*(Continued)*

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>CC</sub> = 3.5 V to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks		
				Min	Typ	Max				
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	Internal frequency : 16 MHz, At normal operating	—	40	55	mA			
			Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device		
	I <sub>CCS</sub>		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA			
			V <sub>CC</sub> = 5.0 V ± 10%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	μA			
	I <sub>CTS</sub>			—	600	1100	μA	MB90F548GL (S) only		
				—	200	400	μA	MB90543G(S)/547G(S)/548(S) only		
	I <sub>CCL</sub>		Internal frequency : 8 kHz, At sub operation, T <sub>A</sub> = 25 °C	—	400	750	μA	MB90F548GL only		
				—	50	100	μA	MASK ROM		
				—	150	300	μA	Flash device		
	I <sub>CCLS</sub>		Internal frequency : 8 kHz, At sub sleep, T <sub>A</sub> = 25 °C	—	15	40	μA			
	I <sub> CCT</sub>		Internal frequency : 8 kHz, At timer mode, T <sub>A</sub> = 25 °C	—	7	25	μA			
	I <sub>CCH1</sub>		At stop, T <sub>A</sub> = 25 °C	—	5	20	μA			
	I <sub>CCH2</sub>		At hardware standby mode, T <sub>A</sub> = 25 °C	—	50	100	μA			
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, AVR <sub>L</sub> , C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF			

\* : The power supply current testing conditions are when using the external clock.

## 11.4 AC Characteristics

### 11.4.1 Clock Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 3.5 V to 5.5 V, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V<sub>cc</sub> = 5.0 V ± 10%, V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	f <sub>c</sub>	X0, X1	3	—	16	MHz	No multiplier When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			8	—	16	MHz	PLL multiplied by 1 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			4	—	8	MHz	PLL multiplied by 2 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	4	MHz	PLL multiplied by 4 When using an oscillator circuit V <sub>cc</sub> = 5.0 V ± 10%
			3	—	5	MHz	When using an oscillator circuit V <sub>cc</sub> < 4.5 V(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
			3	—	16	MHz	No multiplier When using an external clock
			8	—	16	MHz	PLL multiplied by 1 When using an external clock
			4	—	8	MHz	PLL multiplied by 2 When using an external clock
			3	—	5.33	MHz	PLL multiplied by 3 When using an external clock
	f <sub>CL</sub>	X0A, X1A	—	32.768	—	kHz	

(Continued)


■ External clock frequency and Machine clock frequency



AC characteristics are set to the measured reference voltage values below.

■ Input signal waveform

Hysteresis Input Pin




TTL Input Pin



■ Output signal waveform

Output Pin




#### 11.4.7 Ready Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.




#### 11.4.10 Timer Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	$TINO$ , $TIN1$	—	$4\ t_{CP}$	—	ns	
	$t_{TIWL}$	IN0 to IN7					

##### ■ Timer Input Timing




#### 11.4.11 Timer Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
$CLK \uparrow \rightarrow T_{OUT}$ change time	$t_{ro}$	$TOT0$ , $TOT1$ , PPG0 to PPG3	—	30	—	ns	

##### ■ Timer Output Timing











## 11.6 Flash Memory Program/Erase Characteristics

Parameter	Condition	Value			Units	Remarks		
		Min	Typ	Max				
Sector erase time	$T_A = +25^\circ\text{C}$ $V_{cc} = 5.0\text{ V}$	—	1	15	s	Excludes 00H programming prior erasure		
Chip erase time		—	5	—	s	MB90F543G (S) /F548G (S) /F548GL (S)	Excludes 00H programming prior erasure	
		—	7	—	s	MB90F549G (S) /F546G (S)		
Word (16 bit width) programming time		—	16	3,600	$\mu\text{s}$	Excludes system-level overhead		
Erase/Program cycle	—	10,000	—	—	cycle			



■ Power supply current (MB90F549G)





## 15. Major Changes

Spansion Publication Number: DS07-13703-7E

Section	Change Results
■ PRODUCT LINEUP	Changed the name in peripheral resource. 16-bit I/O Timer → 16-bit Free-run Timer
■ I/O CIRCUIT TYPE	Changed the name of input typ. Hysteresis → CMOS Hysteresis HYS → CMOS Hysteresis
■ BLOCK DIAGRAM	Changed the arrow direction of SOT1 signal at UART1(SCI). “←→” (input/output) → “←” (output)
■ I/O MAP	Changed the text of “Note”.
■ INTERRUPT MAP	Changed the name of peripheral resource of the pin number: #19. I/O Timer → 16-bit Free-run Timer
■ ELECTRICAL CHARACTERISTICS 2. Recommended Conditions	Changed the remarks of “parameter: Power supply voltage”.
3. DC Characteristics	Changed the maximum value of symbol : VILM of parameter: Input voltage. V <sub>CC</sub> + 0.3 → V <sub>SS</sub> + 0.3  Added the following remarks for parameter : Pull-down resistance. Except Flash device
4. AC Characteristics (1) Clock Timing	Added the value when using an external clock in Oscillation frequency and Clock cycle time on (1) Clock Timing for parameter.  Added the item of A/D converter operation range in figure of “■ Guaranteed PLL operation range”
(3) Reset and Hardware Standby Input Timing	Changed the following item. (3) Reset and Hardware Standby Input Timing Remarks: In sub-clock mode, sub-sleep mode, timer mode 2t <sub>LCP</sub> → 2t <sub>LLCP</sub>
(4) Power On Reset	Changed as follows; Due to repetitive operation → Waiting time until power-on
5. A/D Converter	Changed the unit of Zero transition voltage and Full scale transition voltage. mV → V
■ ORDERING INFORMATION	Added the MB90F548GLPMC in Part Numbers.

**NOTE: Please see “Document History” about later revised information.**

## Document History

<b>Document Title:</b> MB90F543G(S)/546G(S)/548G(S)/549G(S)/549G(S)/V540G/MB90543G(S)/547G(S)/548G(S)/F548GL(S) <b>CMOS F2MC-16LX MB90540G/545G Series 16-bit Proprietary Microcontroller</b> <b>Document Number:</b> 002-07696				
<b>Revision</b> <b>ECN</b> <b>Orig. of Change</b> <b>Submission Date</b> <b>Description of Change</b>				
**	—	AKIH	11/13/2008	Migrated to Cypress and assigned document number 002-07696. No change to document contents or format.
*A	5537115	AKIH	11/30/2016	Updated to Cypress template