

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f546gspf-g-er

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G					
Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock frequency)							
Supports External Event Count func	tion						
Signals an interrupt when overflow							
16-bit Free-run Timer Supports Timer Clear when a match with Output Compare (Channel 0)							
Operation clock freq. : fsys/2 ² , fsys/2 ⁴ , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clock freq.)							
Signals an interrupt when a match w	vith 16-bit Free-run Timer						
Four 16-bit compare registers							
A pair of compare registers can be used to generate an output signal							
Rising edge, falling edge or rising &	falling edge sensitive						
Four 16-bit Capture registers							
Signals an interrupt upon external e	vent						
Supports 8-bit and 16-bit operation r	nodes						
Eight 8-bit reload counters							
Eight 8-bit reload registers for L puls	e width						
Eight 8-bit reload registers for H puls	se width						
		inter or as 8-bit prescaler plus 8-bit					
reload counter							
4 output pins							
Operation clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μ s@fosc = 4 MHz							
(fsys = System clock frequency, fosc = Oscillation clock frequency)							
Conforms to CAN Specification Vers	ion 2.0 Part A and B						
Automatic re-transmission in case of	ferror						
Automatic transmission responding	to Remote Frame						
Prioritized 16 massage buffers for da	ata and ID's supports multipe massag	ges					
Flexible configuration of acceptance	filtering :						
Full bit compare/Full bit mask/Two p	artial bit masks						
Supports up to 1 Mbps							
Sub-clock for low power operation							
Can be programmed edge sensitive	or level sensitive						
External access using the selectable	e 8-bit or 16-bit bus is enabled						
(external bus mode.)							
Virtually all external pins can be use	d as general purpose I/O						
All push-pull outputs and schmitt trigger inputs							
Bit-wise programmable as input/output or peripheral signal							
Sub-clock for 32 kHz Sub clock low power operation							
Supports automatic programming, E	mbeded Algorithm						
Write/Erase/Erase-Suspend/Erase-Resume commands							
A flag indicating completion of the algorithm							
Erase can be performed on each block							
Erase can be performed on each bit	JCK						
	MB90F549G (S) /F546G (S) MB90F548GL(S) Operation clock frequency : fsys/2 ¹ , Supports External Event Count funce Signals an interrupt when overflow Supports Timer Clear when a match Operation clock freq. : fsys/2 ² , fsys/2 Signals an interrupt when a match w Four 16-bit compare registers A pair of compare registers can be u Rising edge, falling edge or rising & Four 16-bit Capture registers Signals an interrupt upon external er Supports 8-bit and 16-bit operation of Eight 8-bit reload counters Eight 8-bit reload registers for L puls Eight 8-bit reload registers for L puls Eight 8-bit reload counters can be reload counter 4 output pins Operation clock freq. : fsys, fsys/2 ¹ , (fsys = System clock frequency, for Conforms to CAN Specification Vers Automatic re-transmission in case of Automatic transmission responding Prioritized 16 massage buffers for da Flexible configuration of acceptance Full bit compare/Full bit mask/Two p Supports up to 1 Mbps Sub-clock for low power operation Can be programmed edge sensitive External access using the selectable (external bus mode.) Virtually all external pins can be use All push-pull outputs and schmitt trig Bit-wise programmable as input/outp Subports automatic programming, E Write/Erase/Erase-Suspend/Erase-F A flag indicating completion of the all Number of erase cycles : 10,000 tim Data retention time : 10 years Boot block configuration	MB3075436 (S) // F3466 (S) MB305436 (S) MB305436 (S) MB305436 (S) Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock Supports External Event Count function Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : fsys/2 ² , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clock Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers A pair of compare registers Signals an interrupt upon external event Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload counters Eight 8-bit reload counters Eight 8-bit reload counters can be configured as one 16-bit reload coure load counter Operation clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fcd (fsys = System clock frequency, fosc = Oscillation clock frequency) Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 massage buffers for data and ID's supports multipe massage Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps Sub-clock for low power operation Can be programmed edge sensitive or level sensitive External access using the selectable 8-bit or 16-bit bus is enabled (external bus mode.). Virtually all external pins can be used as general purpose I/O All push-pull outputs and schmitt trigge					


*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.



- *2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.
- *3 : Operating Voltage Range

Products	Operation guarantee range		
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V		
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V		







Pin No.		Pin name	Circuit type	Function					
LQFP*2	QFP ^{∗1}	i in name	Circuit type	Function					
46	48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.					
40	40	тото		Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.					
		P70 to P75		General I/O ports. This function is always enabled.					
51 to 56	53 to 58	IN0 to IN5	D	Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.					
		P76 , P77		General I/O ports. This function is enabled when the OCU disables the waveform output.					
57 , 58	59 , 60	OUT2 , OUT3	D	Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.					
		IN6 , IN7		Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used.					
59 to 62	61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables waveform output.					
59 to 62 61	011004	PPG0 to PPG3		Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPC enables the waveform output.					
63 , 64 65 , 66		P84 , P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.					
		OUT0 , OUT1		Waveform output pins for output compares OCU0 and OCU1. This function enabled when the OCU enables the waveform output.					
	P86			General I/O port. This function is always enabled.					
65	67	TIN1	TIN1 D Input pin for the 16-bit reload timers 1. Set the corresponding Register to input if this function is used.						
66	69	P87	5	General I/O port. This function is enabled when the 16-bit reload timers 1 disables the output.					
66 68		TOT1	D	Output pin for the 16-bit reload timers 1. This function is enabled when the 16- bit reload timers 1 enables the output.					
		P90 to P93		General I/O port. This function is always enabled.					
67 to 70 69 to 72		INT0 to INT3		External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.					
		P94		General I/O port. This function is enabled when CAN0 disables the output.					
71	73	ТХО	D	TX output pin for CAN0. This function is enabled when CAN0 enables the output.					



(6) Pull-up/down resistors

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

(7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

(10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).




(12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If RST pin is "H", the outputs become indeterminate.


■ If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follow.





7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access $00C000_{H}$ accesses the value at FFC000_{H} in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between FF4000_{H} and FFFFFF_{H} is visible in bank 00, while the image between FF0000_{H} and FF3FFF_{H} is visible only in bank FF.



Address	Register	Abbreviation	Access	Resource name	Initial value
47н to 4Вн	Prohibited		•		
4Сн	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	00000000
4DH	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	00000000
4Eн	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	00000000
4F _H	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	00000000
50н	Timer control status register 0	TMCSR0	R/W		00000000
51н	Timer control status register 0	TMCSR0	R/W		0000в
52н	Timer register 0/reload register 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXAB
53н	Timer register 0/reload register 0	TMR0/TMRLR0	R/W	-	XXXXXXXXB
54н	Timer control status register 1	TMCSR1	R/W		00000000
55н	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0000в
56н	Timer register 1/reload register 1	TMR1/TMRLR1	R/W	To-bit Reload Timer T	XXXXXXXAB
57н	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXXAB
58н	Output compare control status register 0	OCS0	R/W	Output Compose 0/1	000000в
59н	Output compare control status register 1	OCS1	R/W	Output Compare 0/1	00000в
5Ан	Output compare control status register 2	OCS2	R/W	0.1	000000в
5Вн	Output compare control status register 3	OCS3	R/W	Output Compare 2/3	00000 _B
5Cн to 6Bн	Prohibited				•
6Сн	Timer Data register	TCDT	R/W	I/O Timer	00000000
6Dн	Timer Data register	TCDT	R/W		00000000
6Ен	Timer Control register	TCCS	R/W	-	00000000
6Fн	ROM mirror function selection register	ROMM	R/W	ROM Mirror	1в
70н to 7Fн	Reserved for CAN 0 Interface.		•		•
80н to 8Fн	Reserved for CAN 1 Interface.				
90н to 9Dн	Prohibited				
9Ен	Program address detection control status register	PACSR	R/W	Address Match Detection Function	000000000
9Fн	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	0в
АОн	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 _B
А1н	Clock selection register	CKSCR	R/W	Low Power Controller	1111100 _B

MB90540G/545G Series



(Continued)

Address	Register	Abbreviation Access		Resource name	Initial value		
3928н	Output Compare Register 0	OCCP0	R/W		XXXXXXXXB		
3929н	Output Compare Register 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB		
392Ан	Output Compare Register 1	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB		
392Вн	Output Compare Register 1	OCCP1	R/W		XXXXXXXXB		
392Сн	Output Compare Register 2	OCCP2	R/W		XXXXXXXXB		
392Dн	Output Compare Register 2	OCCP2	R/W	Output Compore 2/2	XXXXXXXXB		
392Ен	Output Compare Register 3	OCCP3	R/W	Output Compare 2/3	XXXXXXXXB		
392Fн	Output Compare Register 3	OCCP3	R/W		XXXXXXXXB		
3930н to 39FFн	Reserved			·			
3A00H to 3AFFH	Reserved for CAN 0 Interface.						
3B00H to 3BFFH	Reserved for CAN 0 Interface.						
3C00н to 3CFFн	Reserved for CAN 1 Interface.						
3D00н to 3DFFн	Reserved for CAN 1 Interface.						
3E00н to 3FFFн	Reserved						

- Read/write notation
 - R/W : Reading and writing permitted
 - R : Read-only
 - W : Write-only

Initial value notation

- 0 : Initial value is "0".
- 1 : Initial value is "1".
- X : Initial value is undefined.
- _ : Initial value is unused.

Note: Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".



List of Message Buffers (DLC Registers and Data Registers)

Address		B 14						
CAN0	CAN1	Register	Abbreviation	Access	Initial Value			
003A60н	003C60н			DAA				
003A61н	003C61н	DLC register 0	DLCR0	R/W	XXXXB			
003А62н	003C62н							
003A63н	003C63н	DLC register 1	DLCR1	R/W	XXXXB			
003A64н	003C64 _H			DAA				
003А65н	003C65н	DLC register 2	DLCR2	R/W	XXXXB			
003А66н	003C66н	DL C register 2		DAM	~~~~			
003А67 н	003C67н	– DLC register 3	DLCR3	R/W	XXXXB			
003A68н	003C68н			DAM	~~~~			
003A69н	003C69н	DLC register 4	DLCR4	R/W	XXXX _B			
003А6Ан	003С6Ан	DL C no sister 5		DAA				
003А6Вн	003C6Bн	DLC register 5	DLCR5	R/W	XXXXB			
003А6Сн	003С6Сн			R/W	XXXXB			
003A6Dн	003C6Dн	DLC register 6	DLCR6	R/VV				
003А6Ен	003C6Eн	DL C register 7	DLCR7	R/W	XXXX _B			
003A6Fн	003C6Fн	DLC register 7	DLCR7	R/VV				
003А70н	003С70н	DI C register 8	DLCR8 R/W	R/W	XXXX			
003A71н	003C71н	DLC register 8	DLCRO	R/VV				
003А72н	003С72н		DLCR9	R/W	XXXX _B			
003А73н	003С73н	DLC register 9	DLCR9 R/W		^^AB			
003A74н	003C74н	DLC register 10	DLCR10	R/W	XXXXB			
003A75н	003C75н		DECKTO	N/ W				
003А76н	003C76н	DLC register 11	DLCR11	R/W	XXXX _B			
003A77н	003C77н		DECKTI	N/ W				
003A78н	003C78н	DLC register 12	DLCR12	R/W	XXXXB			
003A79н	003C79н	DLC register 12	DEGRIZ	10/00				
003А7Ан	003С7Ан	DLC register 13	DLCR13	R/W	XXXX _B			
003A7Bн	003C7Bн		DECKIS	10/00				
003A7Cн	003С7Сн	DLC register 14	DLCR14	R/W	XXXXв			
003A7Dн	003C7Dн			1.7.00	/////B			
003А7Ен	003C7Eн	DLC register 15	DLCR15	R/W	XXXXB			
003A7Fн	003C7Fн			1.7/ 7.7				
003A80н	003C80н				XXXXXXXB			
to 003А87н	to 003C87н	Data register 0 (8 bytes)	DTR0	R/W	to XXXXXXXXB			





*1 : The interrupt request flag is cleared by the EI2OS interrupt clear signal.


*2 : The interrupt request flag is cleared by the El²OS interrupt clear signal. A stop request is available.

Notes :

- N/A : The interrupt request flag is not cleared by the EI²OS interrupt clear signal.
- For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If EI²OS is enabled, EI²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same EI²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the EI²OS, the other interrupt should be disabled.





- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- □ Sample recommended circuits :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

















11.4.7 Ready Input Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^{\circ}\text{C to } + 105 \text{ }^{\circ}\text{C})$ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^{\circ}\text{C to } + 105 \text{ }^{\circ}\text{C})

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max	Units	Rellarks
RDY setup time	tryhs	RDY		45	_	ns	
RDY hold time	tryнн	RDY	_	0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.






11.5.2 A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter


Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftrightarrow \rightarrow$ "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftrightarrow \rightarrow$ "11 1111 1111") from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.








11.5.3 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

Output impedance values of the external circuit of 15 kΩ or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.
Note: When the output impedance of the external circuit is too high the sampling period for analog voltages may not be sufficient.

Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



11.5.4 Error

The smaller the |AVRH - AVRL|, the greater the error would become relatively.



Power supply current (MB90F549G)

