



Welcome to [E-XFL.COM](#)

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f548gspmc-gse1

Contents

Features.....	1	Interrupt Map.....	35
Product Lineup	4	Electrical Characteristics.....	37
Pin Assignment	7	Example Characteristics.....	61
Pin Description	9	Ordering Information.....	66
I/O Circuit Type	14	Package Dimensions.....	67
Handling Devices.....	17	Major Changes.....	69
Block Diagram	21	Document History.....	69
Memory Map.....	22	Sales, Solutions, and Legal Information	70
I/O Map.....	23		
CAN Controller.....	29		

Features	MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G
16-bit Reload Timer (2 channels)	Operation clock frequency : $f_{sys}/2^1$, $f_{sys}/2^3$, $f_{sys}/2^5$ (f_{sys} = System clock frequency) Supports External Event Count function Signals an interrupt when overflow		
16-bit Free-run Timer	Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : $f_{sys}/2^2$, $f_{sys}/2^4$, $f_{sys}/2^6$, $f_{sys}/2^8$ (f_{sys} = System clock freq.)		
16-bit Output Compare (4 channels)	Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers can be used to generate an output signal		
16-bit Input Capture (8 channels)	Rising edge, falling edge or rising & falling edge sensitive Four 16-bit Capture registers Signals an interrupt upon external event		
8/16-bit Programmable Pulse Generator (4 channels)	Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload registers for L pulse width Eight 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 4 output pins Operation clock freq. : f_{sys} , $f_{sys}/2^1$, $f_{sys}/2^2$, $f_{sys}/2^3$, $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ (f_{sys} = System clock frequency, f_{osc} = Oscillation clock frequency)		
CAN Interface MB90540G series : 2 channels MB90545G series : 1 channel	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps		
32 kHz Sub-clock	Sub-clock for low power operation		
External Interrupt (8 channels)	Can be programmed edge sensitive or level sensitive		
External bus interface	External access using the selectable 8-bit or 16-bit bus is enabled (external bus mode.)		
I/O Ports	Virtually all external pins can be used as general purpose I/O All push-pull outputs and schmitt trigger inputs Bit-wise programmable as input/output or peripheral signal Sub-clock for 32 kHz Sub clock low power operation		
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Erase-Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block Block protection by externally programmed voltage		

*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.

*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

*3 : Operating Voltage Range

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V

Pin No.		Pin name	Circuit type	Function
LQFP ^{*2}	QFP ^{*1}			
11	13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.




(Continued)

(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP ^{*2}	QFP ^{*1}			
72	74	P95	D	General I/O port. This function is always enabled.
		RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
		TX1		TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series).
74	76	P97	D	General I/O port. This function is always enabled.
		RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series).
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AV _{cc}	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV _{cc} is applied to V _{cc} .
35	37	AV _{ss}	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{cc} .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V _{cc} or V _{ss} .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V _{cc} or V _{ss} .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V _{cc}	Power supply	Input pin for power supply (5.0 V).
9, 40, 79	11, 42, 81	V _{ss}	Power supply	Input pin for power supply (0.0 V).

*1 : FPT-100P-M06


*2 : FPT-100P-M20

Circuit type	Diagram	Remarks
E	 <p>This circuit diagram shows a CMOS inverter (indicated by a square symbol) connected to the drain of a P-channel MOSFET (labeled "P-ch"). The source of this P-channel FET is connected to the drain of an N-channel MOSFET (labeled "N-ch"). The source of the N-channel FET is connected to ground. The gate of the N-channel FET is connected to the drain of another P-channel MOSFET (labeled "P-ch"), which is connected to the "Analog input". The source of this second P-channel FET is connected to the "CMOS Hysteresis input" through a resistor labeled "R". The "CMOS Hysteresis input" is also connected to ground.</p>	<ul style="list-style-type: none"> ■ CMOS level output ■ CMOS Hysteresis input ■ Analog input
F	 <p>This circuit diagram shows a CMOS inverter (square symbol) connected to the drain of a P-channel MOSFET (labeled "P-ch"). The source of this P-channel FET is connected to the drain of an N-channel MOSFET (labeled "N-ch"). The source of the N-channel FET is connected to ground. A resistor labeled "R" is connected between the drain of the P-channel FET and the "CMOS Hysteresis input". Another resistor labeled "R (Pull-down)" is connected between the "CMOS Hysteresis input" and ground.</p>	<ul style="list-style-type: none"> ■ CMOS Hysteresis input ■ Pull-down Resistor : 50 kΩ approx. (except Flash devices)
G	 <p>This circuit diagram shows a CMOS inverter (square symbol) connected to the drain of a P-channel MOSFET (labeled "P-ch"). The source of this P-channel FET is connected to the drain of an N-channel MOSFET (labeled "N-ch"). The source of the N-channel FET is connected to ground. The gate of the N-channel FET is connected to the drain of another P-channel MOSFET (labeled "P-ch"), which is connected to the "CMOS Hysteresis input" through a resistor labeled "R". The "CMOS Hysteresis input" is also connected to ground. Additionally, the "CMOS Hysteresis input" is connected to the drain of a TTL inverter (labeled "T") through a resistor labeled "R". The source of the TTL inverter is connected to ground.</p>	<ul style="list-style-type: none"> ■ CMOS level output ■ CMOS Hysteresis input ■ TTL level input (Flash devices in Flash writer mode only)

(Continued)

7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access $00C000H$ accesses the value at $FFC000H$ in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between $FF4000H$ and $FFFFFH$ is visible in bank 00, while the image between $FF0000H$ and $FF3FFFH$ is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
47 _H to 4B _H	Prohibited				
4C _H	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 _B
4D _H	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 _B
4E _H	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 _B
4F _H	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 0 _B
50 _H	Timer control status register 0	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0 _B
51 _H	Timer control status register 0	TMCSR0	R/W		— — 0 0 0 0 _B
52 _H	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXX _B
53 _H	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXX _B
54 _H	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 0 _B
55 _H	Timer control status register 1	TMCSR1	R/W		— — 0 0 0 0 _B
56 _H	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXX _B
57 _H	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXX _B
58 _H	Output compare control status register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 _ _ 0 0 _B
59 _H	Output compare control status register 1	OCS1	R/W		— _ 0 0 0 0 0 _B
5A _H	Output compare control status register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 _ _ 0 0 _B
5B _H	Output compare control status register 3	OCS3	R/W		— _ 0 0 0 0 0 _B
5C _H to 6B _H	Prohibited				
6C _H	Timer Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 0 _B
6D _H	Timer Data register	TCDT	R/W		0 0 0 0 0 0 0 0 _B
6E _H	Timer Control register	TCCS	R/W		0 0 0 0 0 0 0 0 _B
6F _H	ROM mirror function selection register	ROMM	R/W	ROM Mirror	— — — — 1 _B
70 _H to 7F _H	Reserved for CAN 0 Interface.				
80 _H to 8F _H	Reserved for CAN 1 Interface.				
90 _H to 9D _H	Prohibited				
9E _H	Program address detection control status register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 _B
9F _H	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	— — — — 0 _B
A0 _H	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 _B
A1 _H	Clock selection register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 _B

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A24 _H	003C24 _H	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXXX _B
003A25 _H	003C25 _H				XXXXX--- XXXXXXXXX _B
003A26 _H	003C26 _H				XXXXXXXX XXXXXXXXX _B
003A27 _H	003C27 _H				XXXXX--- XXXXXXXXX _B
003A28 _H	003C28 _H	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXXX _B
003A29 _H	003C29 _H				XXXXX--- XXXXXXXXX _B
003A2A _H	003C2A _H				XXXXXXXX XXXXXXXXX _B
003A2B _H	003C2B _H				XXXXXXXX XXXXXXXXX _B
003A2C _H	003C2C _H	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXXX _B
003A2D _H	003C2D _H				XXXXX--- XXXXXXXXX _B
003A2E _H	003C2E _H				XXXXXXXX XXXXXXXXX _B
003A2F _H	003C2F _H				XXXXX--- XXXXXXXXX _B
003A30 _H	003C30 _H	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXXX _B
003A31 _H	003C31 _H				XXXXX--- XXXXXXXXX _B
003A32 _H	003C32 _H				XXXXXXXX XXXXXXXXX _B
003A33 _H	003C33 _H				XXXXX--- XXXXXXXXX _B
003A34 _H	003C34 _H	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXXX _B
003A35 _H	003C35 _H				XXXXX--- XXXXXXXXX _B
003A36 _H	003C36 _H				XXXXXXXX XXXXXXXXX _B
003A37 _H	003C37 _H				XXXXX--- XXXXXXXXX _B
003A38 _H	003C38 _H	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXXX _B
003A39 _H	003C39 _H				XXXXX--- XXXXXXXXX _B
003A3A _H	003C3A _H				XXXXXXXX XXXXXXXXX _B
003A3B _H	003C3B _H				XXXXX--- XXXXXXXXX _B

(Continued)

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A3C _H	003C3C _H	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXXX _B
003A3D _H	003C3D _H				XXXXX--- XXXXXXXXX _B
003A3E _H	003C3E _H				XXXXX--- XXXXXXXXX _B
003A3F _H	003C3F _H				XXXXX--- XXXXXXXXX _B
003A40 _H	003C40 _H	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXXX _B
003A41 _H	003C41 _H				XXXXX--- XXXXXXXXX _B
003A42 _H	003C42 _H				XXXXX--- XXXXXXXXX _B
003A43 _H	003C43 _H				XXXXX--- XXXXXXXXX _B
003A44 _H	003C44 _H	ID register 9	IDR9	R/W	XXXXXXXX XXXXXXXXX _B
003A45 _H	003C45 _H				XXXXX--- XXXXXXXXX _B
003A46 _H	003C46 _H				XXXXX--- XXXXXXXXX _B
003A47 _H	003C47 _H				XXXXX--- XXXXXXXXX _B
003A48 _H	003C48 _H	ID register 10	IDR10	R/W	XXXXXXXX XXXXXXXXX _B
003A49 _H	003C49 _H				XXXXX--- XXXXXXXXX _B
003A4A _H	003C4A _H				XXXXX--- XXXXXXXXX _B
003A4B _H	003C4B _H				XXXXX--- XXXXXXXXX _B
003A4C _H	003C4C _H	ID register 11	IDR11	R/W	XXXXXXXX XXXXXXXXX _B
003A4D _H	003C4D _H				XXXXX--- XXXXXXXXX _B
003A4E _H	003C4E _H				XXXXX--- XXXXXXXXX _B
003A4F _H	003C4F _H				XXXXX--- XXXXXXXXX _B
003A50 _H	003C50 _H	ID register 12	IDR12	R/W	XXXXXXXX XXXXXXXXX _B
003A51 _H	003C51 _H				XXXXX--- XXXXXXXXX _B
003A52 _H	003C52 _H				XXXXX--- XXXXXXXXX _B
003A53 _H	003C53 _H				XXXXX--- XXXXXXXXX _B
003A54 _H	003C54 _H	ID register 13	IDR13	R/W	XXXXXXXX XXXXXXXXX _B
003A55 _H	003C55 _H				XXXXX--- XXXXXXXXX _B
003A56 _H	003C56 _H				XXXXX--- XXXXXXXXX _B
003A57 _H	003C57 _H				XXXXX--- XXXXXXXXX _B
003A58 _H	003C58 _H	ID register 14	IDR14	R/W	XXXXXXXX XXXXXXXXX _B
003A59 _H	003C59 _H				XXXXX--- XXXXXXXXX _B
003A5A _H	003C5A _H				XXXXX--- XXXXXXXXX _B
003A5B _H	003C5B _H				XXXXX--- XXXXXXXXX _B
003A5C _H	003C5C _H	ID register 15	IDR15	R/W	XXXXXXXX XXXXXXXXX _B
003A5D _H	003C5D _H				XXXXX--- XXXXXXXXX _B
003A5E _H	003C5E _H				XXXXX--- XXXXXXXXX _B
003A5F _H	003C5F _H				XXXXX--- XXXXXXXXX _B

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A88 _H to 003A8F _H	003C88 _H to 003C8F _H	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003A90 _H to 003A97 _H	003C90 _H to 003C97 _H	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003A98 _H to 003A9F _H	003C98 _H to 003C9F _H	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AA0 _H to 003AA7 _H	003CA0 _H to 003CA7 _H	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AA8 _H to 003AAF _H	003CA8 _H to 003CAF _H	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AB0 _H to 003AB7 _H	003CB0 _H to 003CB7 _H	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AB8 _H to 003ABF _H	003CB8 _H to 003CBF _H	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AC0 _H to 003AC7 _H	003CC0 _H to 003CC7 _H	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AC8 _H to 003ACF _H	003CC8 _H to 003CCF _H	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AD0 _H to 003AD7 _H	003CD0 _H to 003CD7 _H	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AD8 _H to 003ADF _H	003CD8 _H to 003CDF _H	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AE0 _H to 003AE7 _H	003CE0 _H to 003CE7 _H	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AE8 _H to 003AEF _H	003CE8 _H to 003CEF _H	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AF0 _H to 003AF7 _H	003CF0 _H to 003CF7 _H	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003AF8 _H to 003AFF _H	003CF8 _H to 003cff _H	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXX _B to XXXXXXXXX _B


10. Interrupt Map

Interrupt cause	EI ² OS clear	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N/A	#08	FFFFFDCH	—	—
INT9 instruction	N/A	#09	FFFFFD8H	—	—
Exception	N/A	#10	FFFFFD4H	—	—
CAN 0 RX	N/A	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N/A	#12	FFFFFCCH		
CAN 1 RX	N/A	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS	N/A	#14	FFFFC4H		
External Interrupt INT0/INT1	*1	#15	FFFFC0H	ICR02	0000B2H
Time Base Timer	N/A	#16	FFFFBCH		
16-bit Reload Timer 0	*1	#17	FFFFB8H	ICR03	0000B3H
8/10-bit A/D Converter	*1	#18	FFFFB4H		
16-bit Free-run Timer	N/A	#19	FFFFB0H	ICR04	0000B4H
External Interrupt INT2/INT3	*1	#20	FFFFACH		
Serial I/O	*1	#21	FFFFA8H	ICR05	0000B5H
8/16-bit PPG 0/1	N/A	#22	FFFFA4H		
Input Capture 0	*1	#23	FFFFA0H	ICR06	0000B6H
External Interrupt INT4/INT5	*1	#24	FFFF9CH		
Input Capture 1	*1	#25	FFFF98H	ICR07	0000B7H
8/16-bit PPG 2/3	N/A	#26	FFFF94H		
External Interrupt INT6/INT7	*1	#27	FFFF90H	ICR08	0000B8H
Watch Timer	N/A	#28	FFFF8CH		
8/16-bit PPG 4/5	N/A	#29	FFFF88H	ICR09	0000B9H
Input Capture 2/3	*1	#30	FFFF84H		
8/16-bit PPG 6/7	N/A	#31	FFFF80H	ICR10	0000BAH
Output Compare 0	*1	#32	FFFF7CH		
Output Compare 1	*1	#33	FFFF78H	ICR11	0000BBH
Input Capture 4/5	*1	#34	FFFF74H		
Output Compare 2/3 - Input Capture 6/7	*1	#35	FFFF70H	ICR12	0000BCH
16-bit Reload Timer 1	*1	#36	FFFF6CH		
UART 0 RX	*2	#37	FFFF68H	ICR13	0000BDH
UART 0 TX	*1	#38	FFFF64H		
UART 1 RX	*2	#39	FFFF60H	ICR14	0000BEH
UART 1 TX	*1	#40	FFFF5CH		
Flash Memory	N/A	#41	FFFF58H	ICR15	0000BFH
Delayed interrupt	N/A	#42	FFFF54H		

(Continued)

- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :

■ Input/Output Equivalent circuits



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Continued)


(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 5.0 V ± 10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks		
				Min	Typ	Max				
Power supply current*	I _{CC}	V _{CC}	Internal frequency : 16 MHz, At normal operating	—	40	55	mA			
			Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device		
	I _{CCS}		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA			
			V _{CC} = 5.0 V ± 10%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	µA			
	I _{CTS}			—	600	1100	µA	MB90F548GL (S) only		
				—	200	400	µA	MB90543G(S)/547G(S)/548(S) only		
	I _{CCL}		Internal frequency : 8 kHz, At sub operation, T _A = 25 °C	—	400	750	µA	MB90F548GL only		
				—	50	100	µA	MASK ROM		
				—	150	300	µA	Flash device		
	I _{CCLS}		Internal frequency : 8 kHz, At sub sleep, T _A = 25 °C	—	15	40	µA			
	I _{CCT}		Internal frequency : 8 kHz, At timer mode, T _A = 25 °C	—	7	25	µA			
	I _{CCH1}		At stop, T _A = 25 °C	—	5	20	µA			
	I _{CCH2}		At hardware standby mode, T _A = 25 °C	—	50	100	µA			
Input capacity	C _{IN}	Other than AV _{CC} , AV _{SS} , AVRH, AVR _L , C, V _{CC} , V _{SS}	—	—	5	15	pF			

* : The power supply current testing conditions are when using the external clock.


■ External clock frequency and Machine clock frequency




AC characteristics are set to the measured reference voltage values below.

■ Input signal waveform

Hysteresis Input Pin




TTL Input Pin




■ Output signal waveform


Output Pin



- In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



- In stop mode



11.4.4 Power On Reset


(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$)
 (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Power on rise time	t_R	V_{CC}		0.05	30	ms	*
Power off time	t_{OFF}	V_{CC}		50	—	ms	Waiting time until power-on

* : V_{CC} must be kept lower than 0.2 V before power-on.

Notes : ■ The above values are used for creating a power-on reset.

- Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.



Sudden changes in the power supply voltage may cause a power-on reset.

To change the power supply voltage while the device is in operation, it is recommended to raise the voltage smoothly to suppress fluctuations as shown below.

In this case, change the supply voltage with the PLL clock not used. If the voltage drop is 1 V or fewer per second, however, you can use the PLL clock.



11.4.5 Bus Timing (Read)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
ALE pulse width	t_{LHLL}	ALE	$t_{CP}/2 - 20$	$t_{CP}/2 - 20$	—	ns	
Valid address \rightarrow ALE \downarrow time	t_{AVLL}	ALE, A16 to A23, AD00 to AD15		$t_{CP}/2 - 20$	—	ns	
ALE \downarrow \rightarrow Address valid time	t_{LLAX}	ALE, AD00 to AD15		$t_{CP}/2 - 15$	—	ns	
Valid address \rightarrow RD \downarrow time	t_{AVRL}	A16 to A23, AD00 to AD15, RD		$t_{CP} - 15$	—	ns	
Valid address \rightarrow Valid data input	t_{AVDV}	A16 to A23, AD00 to AD15		—	$5 t_{CP}/2 - 60$	ns	
RD pulse width	t_{RLRH}	RD		$3 t_{CP}/2 - 20$	—	ns	
RD \downarrow \rightarrow Valid data input	t_{RLDV}	RD, AD00 to AD15		—	$3 t_{CP}/2 - 60$	ns	
RD \uparrow \rightarrow Data hold time	t_{RHDX}	RD, AD00 to AD15		0	—	ns	
RD \uparrow \rightarrow ALE \uparrow time	$t_{RH LH}$	RD, ALE		$t_{CP}/2 - 15$	—	ns	
RD \uparrow \rightarrow Address valid time	$t_{RH AX}$	RD, A16 to A23		$t_{CP}/2 - 10$	—	ns	
Valid address \rightarrow CLK \uparrow time	t_{AVCH}	A16 to A23, AD00 to AD15, CLK		$t_{CP}/2 - 20$	—	ns	
RD \downarrow \rightarrow CLK \uparrow time	t_{RLCH}	RD, CLK		$t_{CP}/2 - 20$	—	ns	
ALE \downarrow \rightarrow RD \downarrow time	t_{LLRL}	ALE, RD		$t_{CP}/2 - 15$	—	ns	


11.4.10 Timer Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	t_{TIWH}	$TINO$, $TIN1$	—	$4\ t_{CP}$	—	ns	
	t_{TIWL}	IN0 to IN7					

■ Timer Input Timing




11.4.11 Timer Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 3.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
$CLK \uparrow \rightarrow T_{OUT}$ change time	t_{ro}	$TOT0$, $TOT1$, PPG0 to PPG3	—	30	—	ns	

■ Timer Output Timing



(Continued)

