



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, WDT
Number of I/O	81
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f549gpmc-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f549gpmc-ge1</a>

## Contents


Features.....	1	Interrupt Map.....	35
Product Lineup .....	4	Electrical Characteristics.....	37
Pin Assignment .....	7	Example Characteristics.....	61
Pin Description .....	9	Ordering Information.....	66
I/O Circuit Type .....	14	Package Dimensions.....	67
Handling Devices.....	17	Major Changes.....	69
Block Diagram .....	21	Document History.....	69
Memory Map.....	22	Sales, Solutions, and Legal Information .....	70
I/O Map.....	23		
CAN Controller.....	29		

\*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : Operating Voltage Range

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V

## 2. Pin Assignment



Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
46	48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
		TOT0		Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.
51 to 56	53 to 58	P70 to P75	D	General I/O ports. This function is always enabled.
		IN0 to IN5		Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.
57 , 58	59 , 60	P76 , P77	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
		OUT2 , OUT3		Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.
		IN6 , IN7		Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used.
59 to 62	61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.
		PPG0 to PPG3		Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.
63 , 64	65 , 66	P84 , P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
		OUT0 , OUT1		Waveform output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables the waveform output.
65	67	P86	D	General I/O port. This function is always enabled.
		TIN1		Input pin for the 16-bit reload timers 1. Set the corresponding Port Direction Register to input if this function is used.
66	68	P87	D	General I/O port. This function is enabled when the 16-bit reload timers 1 disables the output.
		TOT1		Output pin for the 16-bit reload timers 1. This function is enabled when the 16-bit reload timers 1 enables the output.
67 to 70	69 to 72	P90 to P93	D	General I/O port. This function is always enabled.
		INT0 to INT3		External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.
71	73	P94	D	General I/O port. This function is enabled when CAN0 disables the output.
		TX0		TX output pin for CAN0. This function is enabled when CAN0 enables the output.

*(Continued)*


(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
72	74	P95	D	General I/O port. This function is always enabled.
		RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
		TX1		TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series).
74	76	P97	D	General I/O port. This function is always enabled.
		RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series).
76	78	PA0	D	General I/O port. This function is always enabled.
32	34	AV <sub>cc</sub>	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>cc</sub> is applied to V <sub>cc</sub> .
35	37	AV <sub>ss</sub>	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>cc</sub> .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47, 48	49, 50	MD0, MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V <sub>cc</sub> or V <sub>ss</sub> .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V <sub>cc</sub>	Power supply	Input pin for power supply (5.0 V).
9, 40, 79	11, 42, 81	V <sub>ss</sub>	Power supply	Input pin for power supply (0.0 V).

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20


## 6. Block Diagram



\* : Only the MB90540G series has two channels

## 7. Memory Map

The memory space of the MB90540G/545G Series is shown below.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access  $00C000H$  accesses the value at  $FFC000H$  in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between  $FF4000H$  and  $FFFFFH$  is visible in bank 00, while the image between  $FF0000H$  and  $FF3FFFH$  is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
47 <sub>H</sub> to 4B <sub>H</sub>	Prohibited				
4C <sub>H</sub>	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 <sub>B</sub>
4D <sub>H</sub>	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 <sub>B</sub>
4E <sub>H</sub>	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 <sub>B</sub>
4F <sub>H</sub>	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 0 <sub>B</sub>
50 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0 <sub>B</sub>
51 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W		--- 0 0 0 0 <sub>B</sub>
52 <sub>H</sub>	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXX <sub>B</sub>
53 <sub>H</sub>	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
54 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 0 <sub>B</sub>
55 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W		--- 0 0 0 0 <sub>B</sub>
56 <sub>H</sub>	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXX <sub>B</sub>
57 <sub>H</sub>	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXX <sub>B</sub>
58 <sub>H</sub>	Output compare control status register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 _ _ 0 0 <sub>B</sub>
59 <sub>H</sub>	Output compare control status register 1	OCS1	R/W		_ _ 0 0 0 0 0 <sub>B</sub>
5A <sub>H</sub>	Output compare control status register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 _ _ 0 0 <sub>B</sub>
5B <sub>H</sub>	Output compare control status register 3	OCS3	R/W		_ _ 0 0 0 0 0 <sub>B</sub>
5C <sub>H</sub> to 6B <sub>H</sub>	Prohibited				
6C <sub>H</sub>	Timer Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 0 <sub>B</sub>
6D <sub>H</sub>	Timer Data register	TCDT	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6E <sub>H</sub>	Timer Control register	TCCS	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6F <sub>H</sub>	ROM mirror function selection register	ROMM	R/W	ROM Mirror	----- 1 <sub>B</sub>
70 <sub>H</sub> to 7F <sub>H</sub>	Reserved for CAN 0 Interface.				
80 <sub>H</sub> to 8F <sub>H</sub>	Reserved for CAN 1 Interface.				
90 <sub>H</sub> to 9D <sub>H</sub>	Prohibited				
9E <sub>H</sub>	Program address detection control status register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 <sub>B</sub>
9F <sub>H</sub>	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	----- 0 <sub>B</sub>
A0 <sub>H</sub>	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 <sub>B</sub>
A1 <sub>H</sub>	Clock selection register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		0 0 0 0 0 0 0 0 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0 0 0 0 0 0 0 _B
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0 <sub>H</sub>	Program address detection register 0	PADR0	R/W	Address Match Detection Function	XXXXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program address detection register 0	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program address detection register 0	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program address detection register 1	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

*(Continued)*

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
3928 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
3929 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
392A <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
392B <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
392C <sub>H</sub>	Output Compare Register 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
392D <sub>H</sub>	Output Compare Register 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
392E <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
392F <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
3930 <sub>H</sub> to 39FF <sub>H</sub>	Reserved				
3A00 <sub>H</sub> to 3AFF <sub>H</sub>	Reserved for CAN 0 Interface.				
3B00 <sub>H</sub> to 3BFF <sub>H</sub>	Reserved for CAN 0 Interface.				
3C00 <sub>H</sub> to 3CFF <sub>H</sub>	Reserved for CAN 1 Interface.				
3D00 <sub>H</sub> to 3DFF <sub>H</sub>	Reserved for CAN 1 Interface.				
3E00 <sub>H</sub> to 3FFF <sub>H</sub>	Reserved				

■ Read/write notation

R/W : Reading and writing permitted  
 R : Read-only  
 W : Write-only


■ Initial value notation

0 : Initial value is "0".  
 1 : Initial value is "1".  
 X : Initial value is undefined.  
 - : Initial value is unused.

Note: Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".


- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :

■ Input/Output Equivalent circuits





**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

- In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



- In stop mode



**■ Bus Timing (Read)**



#### 11.4.12 Trigger Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$	INT0 to INT7, ADTG	—	5 $t_{CP}$	—	ns	Under nomal operation
	$t_{TRGL}$			1	—	$\mu\text{s}$	In stop mode

#### ■ Trigger Input Timing



## 11.5 A/D Converter

### 11.5.1 Electrical Characteristics





( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AVRH - AVRL$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )


Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Conversion error	—	—	—	—	$\pm 5.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	AVRL - 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	$V_{FST}$	AN0 to AN7	AVRH - 6.5 LSB	AVRH - 1.5 LSB	AVRH + 1.5 LSB	V	
Compare time	—	—	352 t <sub>CP</sub>	—	—	ns	Internal frequency : 16 MHz
Sampling time	—	—	64 t <sub>CP</sub>	—	—	ns	Internal frequency : 16 MHz
Analog port input current	$I_{AIN}$	AN0 to AN7	-1	—	1	$\mu\text{A}$	$V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 1\%$
Analog input voltage range	$V_{AIN}$	AN0 to AN7	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	AV <sub>CC</sub>	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	AV <sub>CC</sub>	—	5	—	mA	
	$I_{AH}$	AV <sub>CC</sub>	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	AVRH	—	400	600	$\mu\text{A}$	Flash device
			—	140	260	$\mu\text{A}$	MASK ROM
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	


\* : When not using an A/D converter, this is the current ( $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$ ) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for  $V_{CC} = 5.0 \text{ V} \pm 10\%$  (also for MB90543G(S)/547G(S)/548G(S)/F548G(S)/F548GL(S)).

■ Power supply current (MB90549G)







### 13. Ordering Information

Part number	Package	Remarks
MB90F543GPF MB90F543GSPF MB90F546GPF MB90F546GSPF MB90F548GPF MB90F548GSPF MB90F548GLPF MB90F548GLSPF MB90F549GPF MB90F549GSPF MB90543GPF MB90543GSPF MB90547GPF MB90547GSPF MB90548GPF MB90548GSPF MB90549GPF MB90549GSPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F543GPMC MB90F543GSPMC MB90F546GPMC MB90F546GSPMC MB90F548GPMC MB90F548GSPMC MB90F548GLPMC MB90F548GLSPMC MB90F549GPMC MB90F549GSPMC MB90543GPMC MB90543GSPMC MB90547GPMC MB90547GSPMC MB90548GPMC MB90548GSPMC MB90549GPMC MB90549GSPMC	100-pin Plastic LQFP (FPT-100P-M20)	

## 15. Major Changes

Spansion Publication Number: DS07-13703-7E

Section	Change Results
■ PRODUCT LINEUP	Changed the name in peripheral resource. 16-bit I/O Timer → 16-bit Free-run Timer
■ I/O CIRCUIT TYPE	Changed the name of input typ. Hysteresis → CMOS Hysteresis HYS → CMOS Hysteresis
■ BLOCK DIAGRAM	Changed the arrow direction of SOT1 signal at UART1(SCI). “←→” (input/output) → “←” (output)
■ I/O MAP	Changed the text of “Note”.
■ INTERRUPT MAP	Changed the name of peripheral resource of the pin number: #19. I/O Timer → 16-bit Free-run Timer
■ ELECTRICAL CHARACTERISTICS 2. Recommended Conditions	Changed the remarks of “parameter: Power supply voltage”.
3. DC Characteristics	Changed the maximum value of symbol : VILM of parameter: Input voltage. V <sub>CC</sub> + 0.3 → V <sub>SS</sub> + 0.3  Added the following remarks for parameter : Pull-down resistance. Except Flash device
4. AC Characteristics (1) Clock Timing	Added the value when using an external clock in Oscillation frequency and Clock cycle time on (1) Clock Timing for parameter.  Added the item of A/D converter operation range in figure of “■ Guaranteed PLL operation range”
(3) Reset and Hardware Standby Input Timing	Changed the following item. (3) Reset and Hardware Standby Input Timing Remarks: In sub-clock mode, sub-sleep mode, timer mode 2t <sub>LCP</sub> → 2t <sub>LLCP</sub>
(4) Power On Reset	Changed as follows; Due to repetitive operation → Waiting time until power-on
5. A/D Converter	Changed the unit of Zero transition voltage and Full scale transition voltage. mV → V
■ ORDERING INFORMATION	Added the MB90F548GLPMC in Part Numbers.

**NOTE: Please see “Document History” about later revised information.**

## Document History

<b>Document Title:</b> MB90F543G(S)/546G(S)/548G(S)/549G(S)/549G(S)/V540G/MB90543G(S)/547G(S)/548G(S)/F548GL(S) <b>CMOS F2MC-16LX MB90540G/545G Series 16-bit Proprietary Microcontroller</b> <b>Document Number:</b> 002-07696				
<b>Revision</b> <b>ECN</b> <b>Orig. of Change</b> <b>Submission Date</b> <b>Description of Change</b>				
**	—	AKIH	11/13/2008	Migrated to Cypress and assigned document number 002-07696. No change to document contents or format.
*A	5537115	AKIH	11/30/2016	Updated to Cypress template