

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11aghanb-20">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11aghanb-20</a>

## 2.1 Absolute Maximum Ratings

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	-0.5 to +6.5	V
	V <sub>DDRF1</sub>	V <sub>DD_RF</sub>	-0.5 to +4.0	V
	V <sub>DDRF2</sub>	AV <sub>DD_RF</sub>	-0.5 to +4.0	V
	V <sub>DDRF3</sub>	DCLIN	-0.5 to +4.0	V
	V <sub>SSRF</sub>	V <sub>SS_RF</sub> , AV <sub>SS_RF</sub>	-0.5 to +0.3	V
Input voltage	V <sub>I1</sub>	P00, P01, P02, P03, P10, P11, P12, P14, P15, P16, P20, P21, P22, P23, P30, P40, P120, P121, P122, P123, P124, P137, P140, P147, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
	V <sub>I2</sub>	P60, P61	-0.3 to +6.5	V
	V <sub>IRF1</sub>	GPIO0, GPIO1, GPIO2, GPIO3	-0.3 to V <sub>DD_RF</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>IRF2</sub>	ANT	-0.5 to +1.4	V
Output voltage	V <sub>O</sub>	P00, P01, P02, P03, P10, P11, P12, P14, P15, P16, P20, P21, P22, P23, P30, P40, P60, P61, P120, P130, P140, P147	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
	V <sub>ORF</sub>	GPIO0, GPIO1, GPIO2, GPIO3, DCLOUT	-0.3 to V <sub>DD_RF</sub> +0.3 <sup>Note 2</sup>	V
Analog input voltage	V <sub>AI</sub>	ANI0, ANI1, ANI2, ANI3, ANI16, ANI17, ANI18, ANI19	-0.3 to V <sub>DD</sub> +0.3 and -0.3 to V <sub>REF(+)</sub> +0.3 <sup>Notes 2, 4</sup>	V
REGC pin input voltage	V <sub>IREGC</sub>	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 3</sup>	V
IC pin input voltage	V <sub>IIC</sub>	IC0, IC1	-0.5 to +0.3	V

**Notes 1.** Must be 6.5 V or lower.

**2.** Must be 4.0 V or lower.

**3.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**4.** Do not exceed AV<sub>REF(+)</sub> + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**2.** AV<sub>REF(+)</sub> : + side reference voltage of the A/D converter.

**3.** Reference voltage is V<sub>SS</sub>.

## 2.4.3 Output voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	I <sub>OH</sub> = -2.0 mA	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P120, P140, P147	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		V <sub>DD</sub> - 0.6	V
		I <sub>OH</sub> = -1.5 mA		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V		V <sub>DD</sub> - 0.5	V
		I <sub>OH</sub> = -1.0 mA		1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		V <sub>DD</sub> - 0.5	V
		I <sub>OH</sub> = -10 μA	P130			V <sub>DD</sub> - 0.3	V
	V <sub>OH2</sub>	I <sub>OH</sub> = -100 μA	P20, P21, P22, P23			V <sub>DD</sub> - 0.5	V
	V <sub>OH<sub>RF</sub></sub>	I <sub>OH</sub> = -2.0 mA	GPIO0, GPIO1, GPIO2, GPIO3	2.7 V ≤ V <sub>DD<sub>RF</sub></sub> ≤ 3.6 V		V <sub>DD<sub>RF</sub></sub> - 0.3	V
I <sub>OH</sub> = -1.5 mA			1.8 V ≤ V <sub>DD<sub>RF</sub></sub> ≤ 3.6 V		V <sub>DD<sub>RF</sub></sub> - 0.3	V	
Output voltage, low	V <sub>OL1</sub>	I <sub>OL</sub> = 3.0 mA	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P120, P130, P140, P147	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		0.6	V
		I <sub>OL</sub> = 1.5 mA				0.4	V
		I <sub>OL</sub> = 0.6 mA		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V		0.4	V
		I <sub>OL</sub> = 0.3 mA		1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		0.4	V
	V <sub>OL2</sub>	I <sub>OL</sub> = 400 μA	P20, P21, P22, P23			0.4	V
	V <sub>OL<sub>RF</sub></sub>		GPIO0, GPIO1, GPIO2, GPIO3			0.3	V

**Caution** P00, P02, P03, and P10 to P15 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.4.4 Input leakage current

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Input leakage current, high	I <sub>LIH1</sub>	$V_I = V_{DD}$	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P60, P61, P120, P140, P147			1	$\mu\text{A}$	
	I <sub>LIH2</sub>	$V_I = V_{DD}$	P20, P21, P22, P23, P137, $\overline{\text{RESET}}$			1	$\mu\text{A}$	
	I <sub>LIH3</sub>	$V_I = V_{DD}$	P121, P122, P123, P124 (EXCLK, EXCLKS) (XT1, XT2)	In input port			1	$\mu\text{A}$
				In external clock input			1	$\mu\text{A}$
				In resonator connection			10	$\mu\text{A}$
I <sub>LIHRF</sub>	$V_I = V_{DD\_RF}$	GPIO0, GPIO1, GPIO2, GPIO3				10	$\mu\text{A}$	
Input leakage current, low	I <sub>LIL1</sub>	$V_I = V_{SS}$	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P60, P61, P120, P140, P147			-1	$\mu\text{A}$	
	I <sub>LIL2</sub>	$V_I = V_{SS}$	P20, P21, P22, P23, P137, $\overline{\text{RESET}}$			-1	$\mu\text{A}$	
	I <sub>LIL3</sub>	$V_I = V_{SS}$	P121, P122, P123, P124 (EXCLK, EXCLKS) (XT1, XT2)	In input port			-1	$\mu\text{A}$
				In external clock input			-1	$\mu\text{A}$
				In resonator connection			-10	$\mu\text{A}$
I <sub>LILRF</sub>	$V_I = V_{SS\_RF}$	GPIO0, GPIO1, GPIO2, GPIO3				-10	$\mu\text{A}$	

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.4.5 Resistance

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
On-chip pll-up resistance	R <sub>U</sub>	$V_I = V_{SS}$	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P120, P140, P147 In input mode	10	20	100	$\text{k}\Omega$

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Standby current

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit			
HALT current Note 1, 2	I <sub>DD2</sub>	HS (high-speed main) mode Note 7	f <sub>IH</sub> = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	1.86	mA		
			f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.50	1.45	mA		
			f <sub>IH</sub> = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.44	1.11	mA		
		LS (low-speed main) mode Note 7	f <sub>IH</sub> = 8 MHz Note 4	V <sub>DD</sub> = 3.0 V		290	620	μA		
				V <sub>DD</sub> = 2.0 V		290	620	μA		
		LV (low-voltage main) mode Note 7	f <sub>IH</sub> = 4 MHz Note 4	V <sub>DD</sub> = 3.0 V		440	680	μA		
				V <sub>DD</sub> = 2.0 V		440	680	μA		
		HS (high-speed main) mode Note 7	f <sub>MX</sub> = 20 MHz Note 3	V <sub>DD</sub> = 3.0 V Note 9		0.31	1.08	mA		
						0.48	1.28	mA		
						0.21	0.63	mA		
		LS (low-speed main) mode Note 7	f <sub>MX</sub> = 10 MHz Note 3	V <sub>DD</sub> = 3.0 V Note 9		0.28	0.71	mA		
					f <sub>MX</sub> = 8 MHz Note 3	V <sub>DD</sub> = 3.0 V Note 9		110	360	μA
							V <sub>DD</sub> = 2.0 V Note 9		160	420
		Subsystem clock operation	f <sub>SUB</sub> = 32.768kHz Note 5	T <sub>A</sub> = -40°C Note 9		110	360	μA		
						160	420	μA		
				T <sub>A</sub> = +25°C Note 9		110	360	μA		
						160	420	μA		
				T <sub>A</sub> = +50°C Note 9		0.28	0.61	μA		
	0.47				0.80	μA				
T <sub>A</sub> = +70°C Note 9		0.34	0.61	μA						
		0.53	0.80	μA						
T <sub>A</sub> = +85°C Note 9		0.41	2.30	μA						
		0.60	2.49	μA						
STOP current Note 6, 8	I <sub>DD3</sub>	T <sub>A</sub> = -40°C		0.19	0.52	μA				
		T <sub>A</sub> = +25°C		0.25	0.52	μA				
		T <sub>A</sub> = +50°C		0.32	2.21	μA				
		T <sub>A</sub> = +70°C		0.55	3.94	μA				
		T <sub>A</sub> = +85°C		1.00	7.95	μA				

(Notes and Remarks are listed on the next page.)

**(3) Current for each peripheral circuit**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	$I_{FIL}$ <sup>Note 1</sup>				0.20		$\mu\text{A}$
Current when PCLBUZ0 and EXSLK_RF are connected together and MCU supplies RF slow clock to RF	$I_{PCEX}$ <sup>Note 1</sup>				1.0		$\mu\text{A}$
RTC operating current	$I_{RTC}$ <sup>Notes 1, 2, 3</sup>				0.02		$\mu\text{A}$
12-bit interval timer operating current	$I_{IT}$ <sup>Notes 1, 2, 4</sup>				0.02		$\mu\text{A}$
Watchdog timer operating current	$I_{WDT}$ <sup>Notes 1, 2, 5</sup>	f <sub>IL</sub> is 15 kHz			0.22		$\mu\text{A}$
A/D converter operating current	$I_{ADC}$ <sup>Notes 1, 6</sup>	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 3.0\text{ V}$		0.5	0.7	$\text{mA}$
A/D converter reference voltage current	$I_{ADREF}$ <sup>Note 1</sup>				75.0		$\mu\text{A}$
Thermometer sensor operating current	$I_{TMPS}$ <sup>Note 1</sup>				75.0		$\mu\text{A}$
LVD operating current	$I_{LVI}$ <sup>Note 1, 7</sup>				0.08		$\mu\text{A}$
Flash self-programming operating current	$I_{FSP}$ <sup>Notes 1, 9</sup>				2.50	12.20	$\text{mA}$
BGO current	$I_{BGO}$ <sup>Notes 1, 8</sup>				2.50	12.20	$\text{mA}$
SNOOZE operating current	$I_{SNOZ}$ <sup>Note 1</sup>	ADC operation	The mode is performed <sup>Note 10</sup>		0.50	0.60	$\text{mA}$
			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$		1.20	1.44	$\text{mA}$
		CSI/UART operation			0.70	0.84	$\text{mA}$

**Notes** 1. Current flowing to  $V_{DD}$ .


2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the XT1 oscillator). The value of the current value of the RL78 microcontroller is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{RTC}$ , when the real-time clock operates in operation mode or HALT mode. Also, add the value of  $I_{FIL}$  in case of selecting low-speed on-chip oscillator.  $I_{DD2}$  subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12 bit interval timer (including the operating current of the low-speed on-chip oscillator). The current value of the MCU is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{IT}$  when  $f_{CLK} = f_{SUB}$  when the watchdog timer operates in STOP mode. When using low-speed on-chip oscillator, add  $I_{FIL}$ .
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the MCU is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The current value of MCU is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The current value of MCU is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVI}$  when the LVD circuit is in operation.
8. Current flowing when operates rewriting to Data flash.
9. Current flowing when operates flash self-programming.
10. Shift time to the SNOOZE mode is referred User's Manual: Hardware.

(Remarks are listed on the next page.)



**AC Timing Test Points**




**External System Clock Timing**




**TI/TO Timing**





**Interrupt Request Input Timing**



**RESET Input Timing**



**UART mode connection diagram (during communication at same potential)****UART mode bit width (during communication at same potential) (reference)**

- Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)
- 2.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number (mn = 00, 01))



**(3) During communication at same potential (CSI mode) (Internal communication, supporting CSI21 only)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq \frac{2}{f_{CLK}}$ <sup>Note</sup>	$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	250		250		500		ns
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		250		500		ns
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		–		500		ns

**Note** Use the  $f_{CLK}$  more than 6.5 MHz and lower than 24 MHz.**Remark** This specification is for CSI21 only.

**(4) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, supporting CSI00 and CSI20)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} = V_{DD\_RF} = AV_{DD\_RF} \leq 3.6\text{ V}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq 4/f_{CLK}$	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	125		500		1000	ns
			$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	250		500		1000	ns
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		500		1000	ns
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		–		1000	ns
SCKp high-/low-level width	$t_{KH1}$ , $t_{KL1}$	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	$t_{KCY1}/2 - 18$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$	ns	
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	$t_{KCY1}/2 - 38$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$	ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$	ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		–		$t_{KCY1}/2 - 100$	ns	
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK1}$	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	44		110		110	ns	
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	75		110		110	ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		110		110	ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		–		220	ns	
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIH1}$	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	19		19		19	ns	
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	19		19		19	ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		19		19	ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	–		–		19	ns	
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 2</sup>	$t_{KSO1}$	C = 30 pF <sup>Note 3</sup>	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		25		25	25	ns
			$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		25		25	25	ns
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		25	25	ns
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		–	25	ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.


**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
- p: CSI number (p = 00, 10), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1),  
g: PIM and POM numbers (g = 0, 1)
  - $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 11))


**Caution** Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1),  
n: Channel number (n = 0), g: PIM and POM numbers (g = 1)
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number (mn = 00, 10))


**CSI mode connection diagram (during communication at same potential)**



**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)**



**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**



- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance
  2. r: IIC number (r = 00, 20), g: PIM number (g = 1), h: POM number (h = 1)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clockw to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0), mn = 00, 02)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Delay time from SCKp↓ to SOp output <small>Note 1, 3</small>	t <sub>KSO1</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		195		195		195	ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		483		483		483	ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <small>Note 5</small> C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		–		483		483	ns
Slp setup time (to SCKp↓) <small>Note 2, 4</small>	t <sub>SIK1</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	44		110		110		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	110		110		110		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <small>Note 5</small> C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	–		110		110		ns
Slp hold time (from SCKp↓) <small>Note 2, 4</small>	t <sub>KSI1</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	19		19		19		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	19		19		19		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <small>Note 5</small> C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	–		19		19		ns
Delay time from SCKp↑ to SOp output <small>Note 2, 4</small>	t <sub>KSO1</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		25		25		25	ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		25		25		25	ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <small>Note 5</small> C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		–		25		25	ns

**Notes 1.** Supporting CSI00 and CSI20.**2.** Supporting CSI00 only.**3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.**4.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.**5.** Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## (10) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

(1/2)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	t <sub>KCY2</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	24 MHz < f <sub>MCK</sub>	20/ f <sub>MCK</sub>		–		–		ns
			20 MHz < f <sub>MCK</sub> ≤ 24 MHz	16/ f <sub>MCK</sub>		–		–		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	14/ f <sub>MCK</sub>		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	12/ f <sub>MCK</sub>		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		16/ f <sub>MCK</sub>		–		ns
			f <sub>MCK</sub> ≤ 4MHz	6/f <sub>MCK</sub>		10/ f <sub>MCK</sub>		10/ f <sub>MCK</sub>		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	24 MHz < f <sub>MCK</sub>	48/ f <sub>MCK</sub>		–		–		ns
			20 MHz < f <sub>MCK</sub> ≤ 24 MHz	36/ f <sub>MCK</sub>		–		–		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	32/ f <sub>MCK</sub>		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/ f <sub>MCK</sub>		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	16/ f <sub>MCK</sub>		16/ f <sub>MCK</sub>		–		ns
			f <sub>MCK</sub> ≤ 4MHz	10/ f <sub>MCK</sub>		10/ f <sub>MCK</sub>		10/ f <sub>MCK</sub>		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	24 MHz < f <sub>MCK</sub>	–		–		–		ns
			20 MHz < f <sub>MCK</sub> ≤ 24 MHz	–		–		–		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	–		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	–		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	–		16/ f <sub>MCK</sub>		–		ns
			f <sub>MCK</sub> ≤ 4MHz	–		10/ f <sub>MCK</sub>		10/ f <sub>MCK</sub>		ns

(Notes and Caution are listed on the next page.)


(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	t <sub>KCY2</sub> /2 – 18		t <sub>KCY2</sub> /2 – 50		t <sub>KCY2</sub> /2 – 50		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	t <sub>KCY2</sub> /2 – 50		t <sub>KCY2</sub> /2 – 50		t <sub>KCY2</sub> /2 – 50		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	–		t <sub>KCY2</sub> /2 – 50		t <sub>KCY2</sub> /2 – 50		ns
Slp setup time (to SCKp↑) <sup>Note 3</sup>	t <sub>SIK2</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 4.0 V	1/f <sub>MCK</sub> + 20		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	–		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
Slp hold time (from SCKp↑) <sup>Note 3</sup>	t <sub>SI2</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 4.0 V	1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	–		1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	t <sub>KSO2</sub>	2.7 V ≤ V <sub>DD</sub> < 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		2/f <sub>MCK</sub> + 214		2/f <sub>MCK</sub> + 573		2/f <sub>MCK</sub> + 573	ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		2/f <sub>MCK</sub> + 573		2/f <sub>MCK</sub> + 573		2/f <sub>MCK</sub> + 573	ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		–		2/f <sub>MCK</sub> + 573		2/f <sub>MCK</sub> + 573	ns

- Notes**
1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
  2. Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and SCKp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SO<sub>p</sub>) pull-up resistance,  $C_b[F]$ : Communication line (SO<sub>p</sub>) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 10), g: PIM and POM number (g = 0, 1)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number (mn = 00, 10))



(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 135 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ	1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ	–		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0 <sup>Note 4</sup>	305	0 <sup>Note 4</sup>	305	0 <sup>Note 4</sup>	305	ns
		2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	0 <sup>Note 4</sup>	355	0 <sup>Note 4</sup>	355	0 <sup>Note 4</sup>	355	ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ	0 <sup>Note 4</sup>	405	0 <sup>Note 4</sup>	405	0 <sup>Note 4</sup>	405	ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ	–	–	0 <sup>Note 4</sup>	405	0 <sup>Note 4</sup>	405	ns

**Notes 1.** The value must also be f<sub>MCK</sub>/4 or lower.

**2.** Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.

**3.** Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(2) I<sup>2</sup>C fast mode

(TA = -40 to +85°C, 1.8 V ≤ VDD = VDD\_RF = AVDD\_RF ≤ 3.6 V, VSS = VSS\_RF = AVSS\_RF = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0	400	0	400	0	400	kHz
			2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0	400	0	400	0	400	kHz
			1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0	400	0	400	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0.6		0.6		μs	
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0.6		0.6		μs	
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	1.3		1.3		1.3		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	1.3		1.3		1.3		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		1.3		1.3		μs	
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0.6		0.6		μs	
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	100		100		100		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	100		100		100		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		100		100		μs	
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0	0.9	0	0.9	0	0.9	μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0	0.9	0	0.9	0	0.9	μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0	0.9	0	0.9	μs	
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.6		0.6		0.6		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		0.6		0.6		μs	
Bus-free time	t <sub>BUF</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	1.3		1.3		1.3		μs	
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	1.3		1.3		1.3		μs	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	-		1.3		1.3		μs	

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

## 2.8.4 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode

(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> = V<sub>DD\_RF</sub> = AV<sub>DD\_RF</sub> ≤ 3.6 V, V<sub>SS</sub> = V<sub>SS\_RF</sub> = AV<sub>SS\_RF</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage	V <sub>LV12</sub>	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3	3.06	3.12	V
		V <sub>LV13</sub>	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.9	2.96	3.02	V
		V <sub>LV14</sub>	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.8	2.86	2.91	V
		V <sub>LV15</sub>	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.7	2.75	2.81	V
		V <sub>LV16</sub>	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.6	2.65	2.7	V
		V <sub>LV17</sub>	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.5	2.55	2.6	V
		V <sub>LV18</sub>	Power supply rise time	2.45	2.5	2.55	V
			Power supply fall time	2.4	2.45	2.5	V
		V <sub>LV19</sub>	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2	2.04	2.08	V
		V <sub>LV110</sub>	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.9	1.94	1.98	V
		V <sub>LV111</sub>	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.8	1.84	1.87	V
		V <sub>LV112</sub>	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.7	1.73	1.77	V
		V <sub>LV113</sub>	Power supply rise time	1.64	1.67	1.7	V
			Power supply fall time	1.6	1.63	1.66	V
Minimum pulse width	T <sub>LW</sub>		300			μs	
Detection delay time					300	μs	

### 2.9.2 RF reception characteristics

Unless specified otherwise, the measurement is performed by our evaluation board.

( $T_A = +25^\circ\text{C}$ ,  $V_{DD} = V_{DD\_RF} = AV_{DD\_RF} = 3.0\text{ V}$ ,  $f = 2440\text{ MHz}$ ,  $V_{SS} = V_{SS\_RF} = AV_{SS\_RF} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
RF input frequency	RF <sub>RXFRIN</sub>			2402		2480	MHz
Maximum input level	RF <sub>LEVL</sub>	PER ≤ 30.8% RF input pin	RF low power mode	-10	0	-	dBm
			RF normal mode	-10	1	-	dBm
			RF high performance mode	-10	1	-	dBm
Receiver sensitivity	RF <sub>STY</sub>	PER ≤ 30.8%	RF low power mode	-	-60	-50	dBm
			RF normal mode	-	-90	-70	dBm
			RF high performance mode	-	-92	-70	dBm
Secondary radiation	RF <sub>RXSP</sub>		30 MHz to 1 GHz	-	-72	-57	dBm/ 100 kHz
			1 GHz to 12 GHz	-	-57	-54	dBm/ 100 kHz
Common channel rejection ratio	RF <sub>CCR</sub>	PER ≤ 30.8%, Prf = -67dBm		-21	-12	-	dB
Adjacent channel rejection ratio	RF <sub>ADCR</sub>	PER ≤ 30.8% Prf = -67 dBm	±1 MHz	-15	-5	-	dB
			±2 MHz	17	29	-	dB
			±3 MHz	27	34	-	dB
Blocking	RF <sub>BLK</sub>	PER ≤ 30.8% Prf = -67 dBm	30 MHz - 2000 MHz	-30	-13	-	dB
			2000 MHz to 2399 MHz	-35	-30	-	dBm
			2484 MHz to 3000 MHz	-35	-30	-	dBm
			> 3000 MHz	-30	-17	-	dBm
Frequency tolerance	RF <sub>RXFERR</sub>	PER ≤ 30.8%		-250		+250	kHz
RSSI accuracy	RF <sub>RSSIS</sub>	$T_A = +25^\circ\text{C}$ , $-70\text{ dBm} \leq \text{Prf} \leq -10\text{ dBm}$		-4	0	4	dB

## NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.