

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11agjanb-20

2.4 DC Characteristics

2.4.1 Output current

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high ^{Note 1}	I _{OH1}	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P120, P130, P140, P147	Per pin	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$-10.0^{\text{Note 2}}$	mA
			Total ^{Note 3}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-10.0	mA
		P00, P01, P02, P03, P40, P120, P130, P140	Total ^{Note 3}	$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-5.0	mA
				$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$		-2.5	mA
	P10, P11, P12, P13, P14, P15, P16, P30, P147	Total ^{Note 3}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-19.0	mA	
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-10.0	mA	
			$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$		-5.0	mA	
	Total of all pins ^{Note 3}		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$-135.0^{\text{Note 4}}$	mA	
	I _{OH2}	P20, P21, P22, P23	Per pin	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$-0.1^{\text{Note 2}}$	mA
			Total ^{Note 3}	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-1.5	mA
I _{OH_{RF}}	GPIO0, GPIO1, GPIO2, GPIO3	Per pin	$1.6\text{ V} \leq V_{DD_RF} \leq 3.6\text{ V}$		-2.0	mA	
Output current, low ^{Note 1}	I _{OL1}	P00, P01, P02, P03, P10, P11, P12, P13, P14, P15, P16, P30, P40, P120, P130, P140, P147	Per pin	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$20.0^{\text{Note 2}}$	mA
			Per pin	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$15.0^{\text{Note 2}}$	mA
		P00, P01, P02, P03, P40, P120, P130, P140	Total ^{Note 3}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		15.0	mA
				$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		9.0	mA
	$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$				4.5	mA	
	P10, P11, P12, P13, P14, P15, P16, P30, P60, P61, P147	Total ^{Note 3}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		35.0	mA	
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		20.0	mA	
			$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$		10.0	mA	
	Total of all pins ^{Note 3}		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		150.0	mA	
	I _{OL2}	P20, P21, P22, P23	Per pin	$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$0.4^{\text{Note 2}}$	mA
Total ^{Note 3}			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		5.0	mA	
I _{OL_{RF}}	GPIO0, GPIO1, GPIO2, GPIO3	Per pin	$1.6\text{ V} \leq V_{DD_RF} \leq 3.6\text{ V}$		2.0	mA	

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.

2. However, do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 50\%$ and $I_{OH} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(50 \times 0.01) = -14.0\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. Product for industrial applications (R5F11AGGDNB, R5F11AGHDNB, R5F11AGJDNB) is -100.0 mA .

(Caution and Remark are listed on the next page.)

- Notes**
1. Current flowing into V_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }32\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }16\text{ MHz}$
 LS (low-speed main) mode: $1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }8\text{ MHz}$
 LV (low-voltage main) mode: $1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }4\text{ MHz}$
 8. If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
 9. The upper value is for square-wave input and the lower is with an oscillator connected.

- Remarks**
1. f_{MX} : High-speed system clock frequency (External main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(3) Current for each peripheral circuit

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I_{FIL} ^{Note 1}				0.20		μA
Current when PCLBUZ0 and EXSLK_RF are connected together and MCU supplies RF slow clock to RF	I_{PCEX} ^{Note 1}				1.0		μA
RTC operating current	I_{RTC} ^{Notes 1, 2, 3}				0.02		μA
12-bit interval timer operating current	I_{IT} ^{Notes 1, 2, 4}				0.02		μA
Watchdog timer operating current	I_{WDT} ^{Notes 1, 2, 5}	f _{IL} is 15 kHz			0.22		μA
A/D converter operating current	I_{ADC} ^{Notes 1, 6}	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 3.0\text{ V}$		0.5	0.7	mA
A/D converter reference voltage current	I_{ADREF} ^{Note 1}				75.0		μA
Thermometer sensor operating current	I_{TMPS} ^{Note 1}				75.0		μA
LVD operating current	I_{LVI} ^{Note 1, 7}				0.08		μA
Flash self-programming operating current	I_{FSP} ^{Notes 1, 9}				2.50	12.20	mA
BGO current	I_{BGO} ^{Notes 1, 8}				2.50	12.20	mA
SNOOZE operating current	I_{SNOZ} ^{Note 1}	ADC operation	The mode is performed ^{Note 10}		0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

Notes 1. Current flowing to V_{DD} .

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the XT1 oscillator). The value of the current value of the RL78 microcontroller is the sum of the values of either I_{DD1} or I_{DD2} , and I_{RTC} , when the real-time clock operates in operation mode or HALT mode. Also, add the value of I_{FIL} in case of selecting low-speed on-chip oscillator. I_{DD2} subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12 bit interval timer (including the operating current of the low-speed on-chip oscillator). The current value of the MCU is the sum of I_{DD1} or I_{DD2} and I_{IT} when $f_{CLK} = f_{SUB}$ when the watchdog timer operates in STOP mode. When using low-speed on-chip oscillator, add I_{FIL} .
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the MCU is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{WDT} when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The current value of MCU is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The current value of MCU is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVI} when the LVD circuit is in operation.
8. Current flowing when operates rewriting to Data flash.
9. Current flowing when operates flash self-programming.
10. Shift time to the SNOOZE mode is referred User's Manual: Hardware.


(Remarks are listed on the next page.)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$) (2/2)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	t_{INTH} , t_{INTL}	INTP0, INTP3, INTP5, INTP6	1			μs
External PA control output High-level width	t_{PAHRF}	TXSELH_RF	283			μs
External PA control output low-level width	t_{PALRF}	TXSELL_RF	283			μs
$\overline{\text{RESET}}$ low-level width	t_{RSL}	$\overline{\text{RESET}}$	10			μs
$\overline{\text{RESET_RF}}$ internal pin low-level width	t_{RSTLRF}	$\overline{\text{RESET_RF}}$ internal pin	31			μs


Minimum Instruction Execution Time during Main System Clock Operation

T_{CY} vs V_{DD} (HS (high-speed main) mode)



2.7 Peripheral Functions Characteristics

AC Timing Test Points



2.7.1 Serial array unit



(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode	Unit
			MAX.	MAX.	MAX.	
Transfer rate ^{Note 1}		2.4 V \leq V _{DD} \leq 3.6 V	f _{MCK} /6	f _{MCK} /6	f _{MCK} /6	bps
		Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}	5.3	1.3	0.6	Mbps
		1.8 V \leq V _{DD} \leq 3.6 V	–	f _{MCK} /6	f _{MCK} /6	bps
		Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}	–	1.3	0.6	Mbps
		1.6 V \leq V _{DD} \leq 3.6 V	–	–	f _{MCK} /6	bps
		Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}	–	–	0.6	Mbps

- Notes**
- Transfer rate in the SNOOZE mode is 4800 bps only.
 - Maximum operating frequency of CPU and peripheral hardware clock (f_{CLK}) is following
 - HS (high-speed main) mode: 32 MHz (2.7 V \leq V_{DD} \leq 3.6 V)
 - 16 MHz (2.4 V \leq V_{DD} \leq 3.6 V)
 - LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 3.6 V)
 - LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 3.6 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)**UART mode bit width (during communication at same potential) (reference)**

- Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)
- 2.** f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01))

(5) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input, supporting CSI00 and CSI20)**($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time Note 4	t_{KCY2}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	$f_{MCK} > 16\text{ MHz}$	$8/f_{MCK}$		–		–		ns	
			$f_{MCK} \leq 16\text{ MHz}$	$6/f_{MCK}$		$6/f_{MCK}$		$6/f_{MCK}$			
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			$6/f_{MCK}$ and 500		$6/f_{MCK}$ and 500		$6/f_{MCK}$ and 500		ns
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			–		$6/f_{MCK}$ and 750		$6/f_{MCK}$ and 750		ns
$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			–		–		$6/f_{MCK}$ and 1500		ns		
SCKp high-/low-level width	t_{KH2} , t_{KL2}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$t_{KCY2}/2-8$		$t_{KCY2}/2-8$		$t_{KCY2}/2-8$		ns	
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$t_{KCY2}/2-18$		$t_{KCY2}/2-18$		$t_{KCY2}/2-18$		ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		$t_{KCY2}/2-18$		$t_{KCY2}/2-18$		ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		–		$t_{KCY2}/2-66$		ns	
Slp setup time (to SCKp \uparrow) Note 1	t_{SIK2}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$1/f_{MCK} + 20$		$1/f_{MCK} + 30$		$1/f_{MCK} + 30$		ns	
		$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$1/f_{MCK} + 30$		$1/f_{MCK} + 30$		$1/f_{MCK} + 30$		ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		$1/f_{MCK} + 30$		$1/f_{MCK} + 30$		ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		–		$1/f_{MCK} + 40$		ns	
Slp hold time (from SCKp \uparrow) Note 1	t_{KSI2}	$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$1/f_{MCK} + 31$		$1/f_{MCK} + 31$		$1/f_{MCK} + 31$		ns	
		$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		$1/f_{MCK} + 31$		$1/f_{MCK} + 31$		ns	
		$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		–		$1/f_{MCK} + 250$		ns	
Delay time from SCKp \downarrow to SOP output Note 2	t_{KSO2}	C = 30 pF Note 3	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$2/f_{MCK} + 44$		$2/f_{MCK} + 110$		$2/f_{MCK} + 110$		ns
			$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$2/f_{MCK} + 75$		$2/f_{MCK} + 110$		$2/f_{MCK} + 110$		ns
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		$2/f_{MCK} + 110$		$2/f_{MCK} + 110$		ns
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		–		–		$2/f_{MCK} + 220$		ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp time becomes “to SCKp \downarrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOP output becomes “from SCKp \uparrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. C is the load capacitance of the SOP output lines.

4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

(Caution and Remarks are listed on the next page.)

(7) Communication at different potential (1.8 V, 2.5 V) (UART mode)

(T_A = -40 to +85°C, 2.4 V ≤ V_{DD} = V_{DD_RF} = AV_{DD_RF} ≤ 3.6 V, V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode	Unit		
			MAX.	MAX.	MAX.			
Transfer rate		Reception	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V	f _{MCK} /6 ^{Note 1}	f _{MCK} /6 ^{Note 1}	f _{MCK} /6 ^{Note 1}	bps	
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 3}	5.3	1.3	0.6	Mbps	
			2.4 V ≤ V _{DD} ≤ 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V	f _{MCK} /6 ^{Note 1}	f _{MCK} /6 ^{Note 1}	f _{MCK} /6 ^{Note 1}	bps	
				Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 3}	2.6	1.3	0.6	Mbps
				1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V	–	f _{MCK} /6 ^{Notes 1, 2}	f _{MCK} /6 ^{Notes 1, 2}	bps
				Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 3}	–	1.3	1.3	Mbps
			Transmission	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V	Note 4	Note 4	Note 4	bps
				Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 2.7 kΩ, V _b = 2.3 V	1.2 ^{Note 5}	1.2 ^{Note 5}	1.2 ^{Note 5}	Mbps
				2.4 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V	Notes 2, 6	Notes 2, 6	Notes 2, 6	bps
				Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 5.5 kΩ, V _b = 1.6 V	0.43	0.43	0.43	Mbps
	1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V	–		Notes 2, 6	Notes 2, 6	bps		
		Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 5.5 kΩ, V _b = 1.6 V	–	0.43 ^{Notes 7}	0.43 ^{Notes 7}	Mbps		

- Notes**
- Transfer rate in the SNOOZE mode is 4800 bps only.
 - Use it with V_{DD} ≥ V_b.
 - Maximum operating frequency of CPU and peripheral hardware clock (f_{CLK}) is following
 HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 3.6 V)
 16 MHz (2.4 V ≤ V_{DD} ≤ 3.6 V)
 LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 3.6 V)
 LV (low-voltage main) mode: 4 MHz (1.8 V ≤ V_{DD} ≤ 3.6 V)
 - The smaller maximum transfer rate derived by using f_{MCK}/6 or the following expression is the valid maximum transfer rate.
 Expression for calculating the transfer rate when 2.7 V ≤ V_{DD} ≤ 3.6 V and 2.3 V ≤ V_b ≤ 2.7 V
 Maximum transfer rate = 1/{-C_b × R_b × ln (1 - 2.0/V_b)} × 3 [bps]
 Baud rate error (theoretical value) =
 (1/transfer rate × 2 - {-C_b × R_b × ln (1 - 2.0/V_b)} / (1/transfer rate) × number of transferred bits)
 * This value is the theoretical value of the relative difference between the transmission and reception sides.
 - This value as an example is calculated when the conditions described in the “Conditions” column are met.
 Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
 - The smaller maximum transfer rate derived by using f_{MCK}/6 or the following expression is the valid maximum transfer rate.
 Expression for calculating the transfer rate when 1.8V ≤ V_{DD} < 3.3 V and 1.6 V ≤ V_b ≤ 2.0 V

(8) Communication at different potential (2.5 V) (CSI mode) (master mode: SCKp... internal clock output, supporting CSI00 only)**($T_A = -40$ to $+85^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t_{KCY1}	$t_{KCY1} \geq 2/f_{CLK}$ $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	300		1150		1150		ns
SCKp high-level width	t_{KH1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	$t_{KCY1}/2 - 120$		$t_{KCY1}/2 - 120$		$t_{KCY1}/2 - 120$		ns
SCKp low-level width	t_{KL1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp \uparrow) ^{Note 1}	t_{SIK1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	121		479		479		ns
Slp hold time (from SCKp \uparrow) ^{Note 1}	t_{KSI1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	10		10		10		ns
Delay time from SCKp \downarrow to SOp output ^{Note 1}	t_{KSO1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$		130		130		130	ns
Slp setup time (to SCKp \downarrow) ^{Note 2}	t_{SIK1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	33		110		110		ns
Slp hold time (from SCKp \downarrow) ^{Note 2}	t_{KSI1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	10		10		10		ns
Delay time from SCKp \uparrow to SOp output ^{Note 2}	t_{KSO1}	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$		10		10		10	ns

- Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

- Remarks 1.** $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[\text{F}]$: Communication line (SCKp, SOp) load capacitance, $V_b[\text{V}]$: Communication line voltage
2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM number (g = 1)
3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(9) Communication at different potential (1.8 V, 2.5 V) (CSI mode: master mode, SCKp... internal clock output)

(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} = V_{DD_RF} = AV_{DD_RF} ≤ 3.6 V, V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0 V)

(1/2)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	t _{KCY1}	t _{KCY1} ≥ 4/f _{CLK}	2.7 V ≤ V _{DD} ≤ 3.6 V 2.3 V ≤ V _b ≤ 2.7 V C _b = 30 pF, R _b = 2.7 kΩ	500		1150		1150		ns
			2.4 V ≤ V _{DD} < 3.3 V 1.6 V ≤ V _b ≤ 2.0 V C _b = 30 pF, R _b = 5.5 kΩ	1150		1150		1150		ns
			1.8 V ≤ V _{DD} < 3.3 V 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} C _b = 30 pF, R _b = 5.5 kΩ	–		1150		1150		ns
SCKp high-level width Note 1	t _{KH1}	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1/2} - 170		t _{KCY1/2} - 170		t _{KCY1/2} - 170		ns	
			2.4 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1/2} - 458		t _{KCY1/2} - 458		t _{KCY1/2} - 458		ns
			1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} C _b = 30 pF, R _b = 5.5 kΩ	–		t _{KCY1/2} - 458		t _{KCY1/2} - 458		ns
SCKp low-level width Note 1	t _{KL1}	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1/2} - 18		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns	
			2.4 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1/2} - 50		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns
			1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} C _b = 30 pF, R _b = 5.5 kΩ	–		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns
Slp setup time (to SCKp↑) Note 1, 2	t _{SIK1}	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V C _b = 30 pF, R _b = 2.7 kΩ	177		479		479		ns	
			2.4 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V C _b = 30 pF, R _b = 5.5 kΩ	479		479		479		ns
			1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} C _b = 30 pF, R _b = 5.5 kΩ	–		479		479		ns
Slp hold time (from SCKp↑) Note 1, 2	t _{SI1}	2.7 V ≤ V _{DD} ≤ 3.6 V, 2.3 V ≤ V _b ≤ 2.7 V C _b = 30 pF, R _b = 2.7 kΩ	19		19		19		ns	
			2.4 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V C _b = 30 pF, R _b = 5.5 kΩ	19		19		19		ns
			1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} C _b = 30 pF, R _b = 5.5 kΩ	–		19		19		ns

Notes 1. Supporting CSI00 and CSI20.**2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.**3.** Use it with V_{DD} ≥ V_b.

(Caution are listed on the next page.)

(10) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)


(TA = -40 to +85°C, 1.8 V ≤ VDD = VDD_RF = AVDD_RF ≤ 3.6 V, VSS = VSS_RF = AVSS_RF = 0 V)

(1/2)


Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 1}	tkcy2	2.7 V ≤ VDD ≤ 3.6 V 2.3 V ≤ Vb ≤ 2.7 V	24 MHz < fMCK	20/ fMCK		–		–		ns
			20 MHz < fMCK ≤ 24 MHz	16/ fMCK		–		–		ns
			16 MHz < fMCK ≤ 20 MHz	14/ fMCK		–		–		ns
			8 MHz < fMCK ≤ 16 MHz	12/ fMCK		–		–		ns
			4 MHz < fMCK ≤ 8 MHz	8/fMCK		16/ fMCK		–		ns
			fMCK ≤ 4MHz	6/fMCK		10/ fMCK		10/ fMCK		ns
		2.4 V ≤ VDD < 3.3 V 1.6 V ≤ Vb ≤ 2.0 V	24 MHz < fMCK	48/ fMCK		–		–		ns
			20 MHz < fMCK ≤ 24 MHz	36/ fMCK		–		–		ns
			16 MHz < fMCK ≤ 20 MHz	32/ fMCK		–		–		ns
			8 MHz < fMCK ≤ 16 MHz	26/ fMCK		–		–		ns
			4 MHz < fMCK ≤ 8 MHz	16/ fMCK		16/ fMCK		–		ns
			fMCK ≤ 4MHz	10/ fMCK		10/ fMCK		10/ fMCK		ns
		1.8 V ≤ VDD < 3.3 V 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2}	24 MHz < fMCK	–		–		–		ns
			20 MHz < fMCK ≤ 24 MHz	–		–		–		ns
			16 MHz < fMCK ≤ 20 MHz	–		–		–		ns
			8 MHz < fMCK ≤ 16 MHz	–		–		–		ns
			4 MHz < fMCK ≤ 8 MHz	–		16/ fMCK		–		ns
			fMCK ≤ 4MHz	–		10/ fMCK		10/ fMCK		ns

(Notes and Caution are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Remarks**
1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 2. r: IIC number (r = 00, 10), g: PIM, POM number (g = 0, 1)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02))

(2) When reference voltage (+) = $AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), reference voltage (-) = $AV_{REFM}/ANI1$ ($ADREFM = 1$), conversion target : ANI16 to ANI19

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq AV_{REFP} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit	
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$ ^{Note 3}	$1.8\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$		1.2	± 5.0	LSB	
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$ ^{Note 4}		1.2	± 8.5	LSB	
Conversion time	T_{cony}	10-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	3.1875		39	μs	
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		17		39	μs
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$		57		95	μs
Zero-scale error ^{Notes 1, 2}	E_{ZS}	10-bit resolution $AV_{REFP} = V_{DD}$ ^{Note 3}	$1.8\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$			± 0.35	%FSR	
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$ ^{Note 4}				± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	E_{FS}	10-bit resolution $AV_{REFP} = V_{DD}$ ^{Note 3}	$1.8\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$			± 0.35	%FSR	
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$ ^{Note 4}				± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$ ^{Note 3}	$1.8\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$			± 3.5	LSB	
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$ ^{Note 4}				± 6.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$ ^{Note 3}	$1.8\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$			± 2.0	LSB	
			$1.6\text{ V} \leq AV_{REFP} \leq 3.6\text{ V}$ ^{Note 4}				± 2.5	LSB
Analog input voltage	V_{AIN}			0		AV_{REFP} and V_{DD}	V	

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} < V_{DD}$, MAX. value is following.

Overall error: ± 4 LSB is added to the MAX. value of $AV_{REFP} = V_{DD}$.

Zero-scale error / Full-scale error: ± 0.2 %FSR is added to the MAX. value of $AV_{REFP} = V_{DD}$.

Integral linearity error / Differential linearity error: ± 2 LSB is added to the MAX. value n of $AV_{REFP} = V_{DD}$.

4. When the the conversion time is set to 57 μs (min.) and 95 μs (max.).

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), conversion target : ANI0 to ANI3, ANI16 to ANI19, Internal reference voltage, Temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$, Reference voltage (+) = V_{DD} , Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		1.2	± 7.0	LSB
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ^{Note 3}		1.2	± 10.5	LSB
Conversion time	T_{conv}	10-bit resolution conversion target : ANI0 to ANI3, ANI16 to ANI19	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	3.1875		39	μs
			$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		17	39	μs
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		57	95	μs
		10-bit resolution conversion target : Internal reference voltage, Temperature sensor output voltage (HS (high-speed main) Mode)	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	3.5635		39	μs
			$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E_{ZS}	10-bit resolution	$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			± 0.60	%FSR
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ^{Note 3}			± 0.85	%FSR
Full-scale error ^{Notes 1, 2}	E_{FS}	10-bit resolution	$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			± 0.60	%FSR
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ^{Note 3}			± 0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			± 4.0	LSB
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ^{Note 3}			± 6.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	$1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$			± 2.0	LSB
			$1.6\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ^{Note 3}			± 2.5	LSB
Analog input voltage	V_{AIN}	ANI0 to ANI3, ANI16 to ANI19		0		V_{DD}	V
		Select internal reference voltage $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, HS (high-speed main) mode		V_{BGR} ^{Note 4}			V
		Select temperature sensor output voltage $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, HS (high-speed main) mode		V_{TMPS25} ^{Note 4}			V

<R>

- Notes**
1. Excludes quantization error ($\pm 1/2$ LSB).
 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 3. When the the conversion time is set to 57 μs (min.) and 95 μs (max.).
 4. Refer to **2.8.2 Temperature sensor and internal reference voltage characteristics**

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target : ANI0 to ANI3, ANI16 to ANI19

(T_A = -40 to +85°C, 2.4 V ≤ V_{DD} = V_{DD_RF} = AV_{DD_RF} ≤ 3.6 V, V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0 V, Reference voltage (+) = V_{BGR} Note 3, Reference voltage (-) = AVREFM Note 4 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	T _{conv}	8-bit resolution	2.4 V ≤ V _{DD} ≤ 3.6 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	8-bit resolution	2.4 V ≤ V _{DD} ≤ 3.6 V			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	2.4 V ≤ V _{DD} ≤ 3.6 V			±2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	2.4 V ≤ V _{DD} ≤ 3.6 V			±1.0	LSB
Analog input voltage	V _{AIN}			0		V _{BGR} Note 3	V

- Notes**
- Excludes quantization error (±1/2 LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - Refer to 2.8.2 **Temperature sensor and internal reference voltage characteristics**.
 - When reference voltage (-) = V_{SS}, MAX. value is following.
 Zero-scale error: ±0.35 %FSR is added to the MAX. value of reference voltage (-) = AVREFM.
 Integral linearity error: ±0.5 LSB is added to the MAX. value of reference voltage (-) = AVREFM.
 Differential linearity error: ±0.2 LSB is added to the MAX. value of reference voltage (-) = AVREFM.

2.9 RF Transceiver Characteristics

2.9.1 RF transmission characteristics

Unless specified otherwise, the measurement is performed by our evaluation board.

($T_A = +25^\circ\text{C}$, $V_{DD} = V_{DD_RF} = AV_{DD_RF} = 3.0\text{ V}$, $f = 2440\text{ MHz}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
RF frequency range	RF _{CF}			2402		2480	MHz
Data rate	RF _{DATA}				1		Mbps
Maximum transmitted output power	RF _{POWER}	RF output pin	RF low power mode	-18	-15	-12	dBm
			RF normal mode	-3	0	3	dBm
			RF high performance mode	-3	0	3	dBm
Transmitted output power setting	RF _{TXPOW}	0, -1, -2, -7, -10, -15 dBm		-15		0	dBm
Spurious radiation	RF _{TXSP}	30 to 88 MHz			-76	-55	dBm
		88 to 216 MHz			-76	-52	dBm
		216 to 960 MHz			-74	-49	dBm
		960 to 1000 MHz			-74	-30	dBm
		1 to 12.75 GHz			-42	-41	dBm
		1.8 to 1.9 GHz			-73	-47	dBm
		5.15 to 5.3 GHz			-71	-47	dBm
Harmonics	RF _{TXHC1}	2 nd Harmonics			-52	-41	dBm
	RF _{TXHC2}	3 rd Harmonics			-51	-41	dBm
Frequency tolerance	RF _{TXFERR}			-30		+30	ppm
Impedance	RF _{Z1}				50+j0		Ω

Caution Install EMI countermeasures as required to prevent EMI effects of the RF transmission characteristics.

2.9.3 Performance mapping for typical RF (Reference)



(1) Peak Current during RF Transmission

Unless specified otherwise, the measurement is performed by our evaluation board.
 Current consumption is not including MCU unit.



(4) RF Reception Sensitivity


Unless specified otherwise, the measurement is performed by our evaluation board.
 Current consumption is not including MCU unit.



2.13 Timing of Entry to Flash Memory Programming Modes

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = V_{DD_RF} = AV_{DD_RF} \leq 3.6\text{ V}$, $V_{SS} = V_{SS_RF} = AV_{SS_RF} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	t_{SUNIT}	POR and LVD reset must be released before the external reset is released.		100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	t_{SU}	POR and LVD reset must be released before the external reset is released.	10		μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	t_{HD}	POR and LVD reset must be released before the external reset is released.	1		ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUNIT} : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level

t_{HD} : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.77C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141