E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	I²C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	64
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K × 8
RAM Size	200K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54605j512bd100e

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- CRC engine block can calculate a CRC on supplied data using one of three standard polynomials with DMA support.
- ◆ Up to 171 General-Purpose Input/Output (GPIO) pins.
- GPIO registers are located on the AHB for fast access. The DMA supports GPIO ports.
- Up to eight GPIOs can be selected as Pin Interrupts (PINT), triggered by rising, falling or both input edges.
- Two GPIO Grouped Interrupts (GINT) enable an interrupt based on a logical (AND/OR) combination of input states.
- ♦ CRC engine.
- Analog peripherals:
 - ◆ 12-bit ADC with 12 input channels and with multiple internal and external trigger inputs and sample rates of up to 5.0 MSamples/sec. The ADC supports two independent conversion sequences.
 - ◆ Integrated temperature sensor connected to the ADC.
- DMIC subsystem including a dual-channel PDM microphone interface, flexible decimators, 16 entry FIFOs, optional DC locking, hardware voice activity detection, and the option to stream the processed output data to I²S.
- Timers:
 - ♦ Five 32-bit general purpose timers/counters, four of which support up to four capture inputs and four compare outputs, PWM mode, and external count input. Specific timer events can be selected to generate DMA requests. The fifth timer does not have external pin connections and may be used for internal timing operations.
 - SCTimer/PWM with 8 input and 10 output functions (including capture and match). Inputs and outputs can be routed to/from external pins and internally to or from selected peripherals. Internally, the SCTimer/PWM supports 10 match/captures, 10 events, and 10 states.
 - ♦ 32-bit Real-time clock (RTC) with 1 s resolution running in the always-on power domain. A timer in the RTC can be used for wake-up from all low power modes including deep power-down, with 1 ms resolution.
 - Multiple-channel multi-rate 24-bit timer (MRT) for repetitive interrupt generation at up to four programmable, fixed rates.
 - Windowed Watchdog Timer (WWDT).
 - Repetitive Interrupt Timer (RIT) for debug time stamping and for general purpose use.
- Security features:
 - ♦ enhanced Code Read Protection (eCRP) to protect user code.
 - OTP memory for ECRP settings, and user application specific data.
 - Secure Hash Algorithm (SHA1/SHA2) module with dedicated DMA controller.
- Clock generation:
 - ◆ 12 MHz internal Free Running Oscillator (FRO). This oscillator provides a selectable 48 MHz or 96 MHz output, and a 12 MHz output (divided down from the selected higher frequency) that can be used as a system clock. The FRO is trimmed to ±1 % accuracy over the entire voltage and temperature range.
 - External clock input for clock frequencies of up to 25 MHz.
 - Crystal oscillator with an operating range of 1 MHz to 25 MHz.

LPC546xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description
PIO0_15/ ADC0_3	K2	L4	53	26	<u>[4]</u>	PU	I/O; AI	PIO0_15/ADC0_3 — General-purpose digital input/output pin. ADC input channel 3 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	FC6_CTS_SDA_SSEL0 — Flexcomm 6: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I	UTICK_CAP2 — Micro-tick timer capture input 2.
							I	CT4_CAP0 — Capture input 4 to Timer 0.
				0	SCT0_OUT2 — SCTimer/PWM output 2.			
				R — Reserved.				
							0	EMC_WEN — External memory interface Write Enable (active low).
							0	ENET_TX_EN — Ethernet transmit enable (RMII/MII interface).
PIO0_16/ ADC0_4 H3 M4 54 27	27	<u>[4]</u>	PU	I/O; Al	PIO0_16/ADC0_4 — General-purpose digital input/output pin. ADC input channel 4 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.ws			
							I/O	FC4_TXD_SCL_MISO — Flexcomm 4: USART transmitter, I2C clock, SPI master-in/slave-out data.
							0	CLKOUT — Output of the CLKOUT function.
							I	CT1_CAP0 — Capture input 0 to Timer 1.
								R — Reserved.
								R — Reserved.
							0	EMC_CSN[0] — External memory interface static chip select 0 (active low).
							0	ENET_TXD0 — Ethernet transmit data 0.
PIO0_17	B10	E14	146	70	[2]	PU	I/O	PIO0_17 — General-purpose digital input/output pin.
							I/O	FC4_SSEL2 — Flexcomm 4: SPI slave select 2.
							I	SD_CARD_DET_N — SD/MMC card detect (active low).
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.
							0	SCT0_OUT0 — SCTimer/PWM output 0.
								R — Reserved.
							0	EMC_OEN — External memory interface output enable (active low)
							0	ENET_TXD1 — Ethernet transmit data 1.

LPC546xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description
PIO1_6	F1	G4	30	15	[2]	PU	I/O	PIO1_6 — General-purpose digital input/output pin.
							I/O	FC0_TXD_SCL_MISO — Flexcomm 0: USART transmitter, I2C clock, SPI master-in/slave-out data.
							I/O	SD_D[3] — SD/MMC data 3.
							0	CT2_MAT1 — Match output 1 from Timer 2.
							I	SCT0_GPI3 — Pin input 3 to SCTimer/PWM.
								R — Reserved.
							0	EMC_A[5] — External memory interface address 5.
PIO1_7	H1	N1	38	18	[2]	PU	I/O	PIO1_7 — General-purpose digital input/output pin.
							I/O	FC0_RTS_SCL_SSEL1 — Flexcomm 0: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	SD_D[1] — SD/MMC data 1.
							0	CT2_MAT2 — Match output 2 from Timer 2.
							I	SCT0_GPI4 — Pin input 4 to SCTimer/PWM.
								R — Reserved.
							0	EMC_A[6] — External memory interface address 6.
PIO1_8	H5	P8	72	36	[2]	PU	I/O	PIO1_8 — General-purpose digital input/output pin.
							I/O	FC0_CTS_SDA_SSEL0 — Flexcomm 0: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	SD_CLK — SD/MMC clock.
								R — Reserved.
							0	SCT0_OUT1 — SCTimer/PWM output 1.
							I/O	FC4_SSEL2 — Flexcomm 4: SPI slave select 2.
							0	EMC_A[7] — External memory interface address 7.
PIO1_9	K7	K6	78	39	[2]	PU	I/O	PIO1_9 — General-purpose digital input/output pin.
							0	ENET_TXD0 — Ethernet transmit data 0.
							I/O	FC1_SCK — Flexcomm 1: USART or SPI clock.
								CT1_CAP0 — Capture 0 input to Timer 1.
							0	SCT0_OUT2 — SCTimer/PWM output 2.
							I/O	FC4_CTS_SDA_SSEL0 — Flexcomm 4: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	EMC_CASN — External memory interface column access strobe (active low).

LPC546xx

	· .							
Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description
PIO1_14	A9	C12	160	78	[2]	PU	I/O	PIO1_14 — General-purpose digital input/output pin.
							I	ENET_RX_DV — Ethernet receive data valid.
							I	UTICK_CAP2 — Micro-tick timer capture input 2.
							0	CT1_MAT2 — Match output 2 from Timer 1.
							I/O	FC5_CTS_SDA_SSEL0 — Flexcomm 5: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	USB0_LEDN — USB0-configured LED indicator (active low).
							0	EMC_DQM[1] — External memory interface data mask 0.
PIO1_15	C7	A11	176	84	[2]	PU	I/O	PIO1_15 — General-purpose digital input/output pin.
							I	ENET_RX_CLK — Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).
							I	UTICK_CAP3 — Micro-tick timer capture input 3.
					I CT1_CAF		I	CT1_CAP3 — Capture 3 input to Timer 1.
							I/O	FC5_RTS_SCL_SSEL1 — Flexcomm 5: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	FC4_RTS_SCL_SSEL1 — Flexcomm 4: USART request-to-send, I2C clock, SPI slave select 1.
							0	EMC_CKE[0] — External memory interface SDRAM clock enable 0.
PIO1_16	B5	B7	187	88	[2]	PU	I/O	PIO1_16 — General-purpose digital input/output pin.
							0	ENET_MDC — Ethernet management data clock.
							I/O	FC6_TXD_SCL_MISO_WS — Flexcomm 6: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.
							0	CT1_MAT3 — Match output 3 from Timer 1.
							I/O	SD_CMD — SD/MMC card command I/O.
								R — Reserved.
							0	EMC_A[10] — External memory interface address 10.
PIO1_17	H8	N12	98	47	[2]	PU	I/O	PIO1_17 — General-purpose digital input/output pin.
							I/O	ENET_MDIO — Ethernet management data I/O.
							I/O	FC8_RXD_SDA_MOSI — Flexcomm 8: USART receiver, I2C data I/O, SPI master-out/slave-in data.
								R — Reserved.
							0	SCT0_OUT4 — SCTimer/PWM output 4.
							0	CAN1_TD — Transmitter output for CAN 1.
							0	EMC_BLSN[0] — External memory interface byte lane select 0 (active low).

Pin description ... continued

Table 4.

32-bit ARM Cortex-M4 microcontroller

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description			
PIO1_18	D2	D1	15	5	[2]	PU	I/O	PIO1_18 — General-purpose digital input/output pin.			
								R — Reserved.			
							I/O	FC8_TXD_SCL_MISO — Flexcomm 8: USART transmitter, I2C clock, SPI master-in/slave-out data.			
								R — Reserved.			
							0	SCT0_OUT5 — SCTimer/PWM output 5.			
							I	CAN1_RD — Receiver input for CAN 1.			
							0	EMC_BLSN[1] — External memory interface byte lane select 1 (active low).			
PIO1_19	F3	L1	33	16	[2]	PU	I/O	PIO1_19 — General-purpose digital input/output pin.			
							I/O	FC8_SCK — Flexcomm 8: USART or SPI clock.			
							0	SCT0_OUT7 — SCTimer/PWM output 7.			
							0	CT3_MAT1 — Match output 1 from Timer 3.			
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.			
							I/O	FC4_SCK — Flexcomm 4: USART or SPI clock.			
							I/O	EMC_D[8] — External Memory interface data [8].			
PIO1_20	G2	M1	35	17	[2]	PU	I/O	PIO1_20 — General-purpose digital input/output pin.			
							I/O	FC7_RTS_SCL_SSEL1 — Flexcomm 7: USART request-to-send, I2C clock, SPI slave select 1.			
								R — Reserved.			
							I	CT3_CAP2 — Capture 2 input to Timer 3.			
								R — Reserved.			
							I/O	FC4_TXD_SCL_MISO — Flexcomm 4: USART transmitter, I2C clock, SPI master-in/slave-out data.			
							I/O	EMC_D[9] — External Memory interface data [9].			
PIO1_21	K6	N8	74	37	[2]	PU	I/O	PIO1_21 — General-purpose digital input/output pin.			
							I/O	FC7_CTS_SDA_SSEL0 — Flexcomm 7: USART clear-to-send, I2C data I/O, SPI Slave Select 0.			
								R — Reserved.			
							0	CT3_MAT2 — Match output 2 from Timer 3.			
								R — Reserved.			
							I/O	FC4_RXD_SDA_MOSI — Flexcomm 4: USART receiver, I2C data I/O, SPI master-out/slave-in data.			
							I/O	EMC_D[10] — External Memory interface data [10].			

LPC546xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description					
PIO2_19	-	P12	93	-	<u>[2]</u>	PU	1/0						
							0						
							1/0	I2C clock, SPI master-in/slave-out data.					
							I/O	FC7_RXD_SDA_MOSI_DATA — Flexcomm 7: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.					
							0	CT3_MAT1 — Match output 1 from Timer 3.					
PIO2_20	-	P13	95	-	[2]	PU	I/O	PIO2_20 — General-purpose digital input/output pin.					
							0	LCD_VD[2] — LCD Data [2].					
				I/O	FC3_RTS_SCL_SSEL1 — Flexcomm 3: USART request-to-send, I2C clock, SPI slave select 1.								
							I/O	FC7_TXD_SCL_MISO_WS — Flexcomm 7: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.					
							0	CT3_MAT2 — Match output 2 from Timer 3.					
							I	CT4_CAP0 — Capture input 4 to Timer 0.					
PIO2_21	-	L10	99	-	[2]	PU	I/O PIO2_21 — General-purpose digital input/output pin.						
							0	LCD_VD[3] — LCD Data [3].					
							I/O	FC3_CTS_SDA_SSEL0 — Flexcomm 3: USART clear-to-send, I2C data I/O, SPI Slave Select 0.					
							I/O	MCLK — MCLK input or output for I2S and/or digital microphone.					
							 I2C clock, SPI master-in/slave-out data. I/O FC7_RXD_SDA_MOSI_DATA — Flexcomm 7: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O. CT3_MAT1 — Match output 1 from Timer 3. I/O PIO2_20 — General-purpose digital input/output pin. LCD_VD[2] — LCD Data [2]. I/O FC3_RTS_SCL_SSEL1 — Flexcomm 3: USART request-to-send, I2C clock, SPI slave select 1. I/O FC7_TXD_SCL_MISO_WS — Flexcomm 7: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame. CT3_MAT2 — Match output 2 from Timer 3. CT4_CAP0 — Capture input 4 to Timer 0. I/O PIO2_21 — General-purpose digital input/output pin. LCD_VD[3] — LCD Data [3]. I/O FC3_CTS_SDA_SSEL0 — Flexcomm 3: USART clear-to-send, I2C data I/O, SPI Slave Select 0. I/O MCLK — MCLK input or output for I2S and/or digital 						
PIO2_22	-	K10	113	-	[2]	PU	I/O	 PIO2_19 — General-purpose digital input/output pin. LCD_VD[1] — LCD Data [1]. FC3_TXD_SCL_MISO — Flexcomm 3: USART transmitter, I2C clock, SPI master-in/slave-out data. FC7_RXD_SDA_MOSI_DATA — Flexcomm 7: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O. CT3_MAT1 — Match output 1 from Timer 3. PIO2_20 — General-purpose digital input/output pin. LCD_VD[2] — LCD Data [2]. FC3_RTS_SCL_SSEL1 — Flexcomm 3: USART request-to-send, I2C clock, SPI slave select 1. FC7_TXD_SCL_MISO_WS — Flexcomm 7: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame. CT3_MAT2 — Match output 2 from Timer 3. CT4_CAP0 — Capture input 4 to Timer 0. PIO2_21 — General-purpose digital input/output pin. LCD_VD[3] — LCD Data [3]. FC3_CTS_SDA_SSEL0 — Flexcomm 3: USART clear-to-send, I2C data I/O, SPI Slave Select 0. MCLK — MCLK input or output for I2S and/or digital microphone. CT3_MAT3 — Match output 3 from Timer 3. PIO2_22 — General-purpose digital input/output pin. LCD_VD[4] — LCD Data [4]. SCT0_OUT7 — SCTimer/PWM output 7. R — Reserved. CT2_CAP0 — Capture input 0 to Timer 2. PIO2_23 — General-purpose digital input/output pin. LCD_VD[5] — LCD Data [5]. SCT0_OUT8 — SCTimer/PWM output 8. PIO2_24 — General-purpose digital input/output pin. LCD_VD[6] — LCD Data [6]. SCT0_OUT9 — SCTimer/PWM output 9. PIO2_25 — General-purpose digital input/output pin. LCD_VD[6] — LCD Data [6]. SCT0_OUT9 — SCTimer/PWM output 9. PIO2_25 — General-purpose digital input/output pin. LCD_VD[6] — LCD Data [7]. 					
							0	LCD_VD[4] — LCD Data [4].					
							0	SCT0_OUT7 — SCTimer/PWM output 7.					
								R — Reserved.					
							I	CT2_CAP0 — Capture input 0 to Timer 2.					
PIO2_23	-	M14	115	-	[2]	PU	I/O	PIO2_23 — General-purpose digital input/output pin.					
							0	LCD_VD[5] — LCD Data [5].					
							0	SCT0_OUT8 — SCTimer/PWM output 8.					
PIO2_24	-	K14	118	-	[2]	PU	I/O	PIO2_24 — General-purpose digital input/output pin.					
							0	LCD_VD[6] — LCD Data [6].					
							0	SCT0_OUT9 — SCTimer/PWM output 9.					
PIO2_25	-	J11	121	-	[2][8]	PU	I/O	PIO2_25 — General-purpose digital input/output pin.					
							0	LCD_VD[7] — LCD Data [7].					
							I	USB0_VBUS — Monitors the presence of USB0 bus power.					

Table 4.	Pin description continued
----------	---------------------------

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description			
PIO3_13	-	H4	75	-	[2]	PU	I/O	PIO3_13 — General-purpose digital input/output pin.			
							0	SCT0_OUT9 — SCTimer/PWM output 9.			
							I/O	FC9_CTS_SDA_SSEL0 — Flexcomm 9: USART clear-to-send, I2C data I/O, SPI Slave Select 0.			
							I	CT3_CAP1 — Capture input 1 to Timer 3.			
								R — Reserved.			
								R — Reserved.			
							I	EMC_FBCK — External memory interface feedback clock.			
							0	TRACEDATA[1] — Trace data bit 1.			
PIO3_14	-	E3	13	-	[2]	PU	I/O	PIO3_14 — General-purpose digital input/output pin.			
							0	SCT0_OUT4 — SCTimer/PWM output 4.			
							I/O	FC9_RTS_SCL_SSEL1 — Flexcomm 9: USART request-to-send, I2C clock, SPI slave select 1.			
							0	CT3_MAT1 — Match output 1 from Timer 3.			
								R — Reserved.			
								R — Reserved.			
								R — Reserved.			
							0	TRACEDATA[2] — Trace data bit 2.			
PIO3_15	-	D2	11	-	[2]	PU	I/O	PIO3_15 — General-purpose digital input/output pin.			
							I/O	FC8_SCK — Flexcomm 8: USART or SPI clock.			
							I	SD_WR_PRT — SD/MMC write protect.			
PIO3_16	-	E1	19	-	[2]	PU	I/O	PIO3_16 — General-purpose digital input/output pin.			
							I/O	FC8_RXD_SDA_MOSI — Flexcomm 8: USART receiver, I2C data I/O, SPI master-out/slave-in data.			
							I/O	SD_D[4] — SD/MMC data 4.			
PIO3_17	-	K1	31	-	[2]	PU	I/O	PIO3_17 — General-purpose digital input/output pin.			
							I/O	FC8_TXD_SCL_MISO — Flexcomm 8: USART transmitter, I2C clock, SPI master-in/slave-out data.			
							I/O	SD_D[5] — SD/MMC data 5.			
PIO3_18	-	M6	68	-	[2]	PU	I/O	PIO3_18 — General-purpose digital input/output pin.			
							I/O	FC8_CTS_SDA_SSEL0 — Flexcomm 8: USART clear-to-send, I2C data I/O, SPI Slave Select 0.			
							I/O	SD_D[6] — SD/MMC data 6.			
							0	CT4_MAT0 — Match output 0 from Timer 4.			
							0	CAN0_TD — Transmitter output for CAN 0.			
							0	SCT0_OUT5 — SCTimer/PWM output 5.			

LPC546xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description			
PIO4_14	-	B5	194	-	[2]	PU	I/O	PIO4_14 — General-purpose digital input/output pin.			
							I	ENET_RX_CLK — Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).			
							0	CT4_MAT1 — Match output 1 from Timer 4.			
						I/O		FC9_SCK — Flexcomm 9: USART or SPI clock.			
								R — Reserved.			
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.			
PIO4_15	-	A4	197	-	[2]	PU	I/O	PIO4_15 — General-purpose digital input/output pin.			
							0	ENET_MDC — Ethernet management data clock.			
							0	CT4_MAT2 — Match output 2 from Timer 4.			
							I/O	FC9_RXD_SDA_MOSI — Flexcomm 9: USART receiver, I2C data I/O, SPI master-out/slave-in data.			
PIO4_16	-	C4	203	-	[2]	PU	I/O	PIO4_16 — General-purpose digital input/output pin.			
						-	I/O	ENET_MDIO — Ethernet management data I/O.			
						-	0	CT4_MAT3 — Match output 3 from Timer 4.			
							I/O	FC9_TXD_SCL_MISO — Flexcomm 9: USART transmitter, I2C clock, SPI master-in/slave-out data.			
PIO4_17	-	-	6	-	[2]	PU	I/O	PIO4_17 — General-purpose digital input/output pin.			
								R — Reserved.			
							0	CAN1_TD — Transmitter output for CAN 1.			
							I	CT1_CAP2 — Capture 2 input to Timer 1.			
							I	UTICK_CAP0 — Micro-tick timer capture input 0.			
								R — Reserved.			
							0	EMC_BLSN[2] — External memory interface byte lane select 2 (active low).			
PIO4_18	-	-	10	-	[2]	PU	I/O	PIO4_18 — General-purpose digital input/output pin.			
								R — Reserved.			
							I	CAN1_RD — Receiver input for CAN 1.			
							I	CT1_CAP3 — Capture 3 input to Timer 1.			
							I	UTICK_CAP1 — Micro-tick timer capture input 1.			
								R — Reserved.			
							0	EMC_BLSN[3] — External memory interface byte lane select 3 (active low).			

- Toggle on match.
- Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Up to four match registers can be configured for PWM operation, allowing up to three single edged controlled PWM outputs. (The number of match outputs for each timer that are actually available on device pins may vary by device.)

7.19.2 SCTimer/PWM

The SCTimer/PWM allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCTimer/PWM are shared with the capture and match inputs/outputs of the 32-bit general-purpose counter/timers.

The SCTimer/PWM can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:


- State variable.
- Limit, halt, stop, and start conditions.
- Values of Match/Capture registers, plus reload or capture control values.


In the two-counter case, the following operational elements are global to the SCTimer/PWM, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.19.2.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs, interrupts, and the SCTimer/PWM states.
 - Match register 0 can be used as an automatic limit.
 - In bi-directional mode, events can be enabled based on the count direction.
 - Match events can be held until another qualifying event occurs.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:





11.4 Wake-up process

Table 25. Dynamic characteristic: Typical wake-up times from low power modes $V_{DD} = 3.3 \ V;T_{amb} = 25 \ ^{\circ}C;$ using FRO as the system clock.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
t _{wake}	wake-up	from sleep mode	[2][3]	-	2.0	-	μs
	time	from deep-sleep mode; SRAMx powered.	[2][5]	-	150	-	μS
		SRAM0, SRAM1, SRAM2, SRAM3, and USB SRAM powered down.					
		from deep power-down mode; RTC disabled; using RESET pin.	[4][5]	-	1.2	-	ms

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] The wake-up time measured is the time between when a GPIO input pin is triggered to wake the device up from the low power modes and from when a GPIO output pin is set in the interrupt service routine (ISR) wake-up handler.

- [3] FRO enabled, all peripherals off. PLL disabled.
- [4] RTC disabled. Wake up from deep power-down causes the part to go through entire reset process. The wake-up time measured is the time between when the RESET pin is triggered to wake the device up and when a GPIO output pin is set in the reset handler.

[5] FRO disabled.

11.5 External memory interface

Table 26. Dynamic characteristics: Static external memory interface

 $C_L = 10 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB; Values based on simulation.

Symbol	Parameter[1]	Conditions ^[1]		Min	Тур	Max	Unit
Read cyc	le parameters	1		1			
t _{CSLAV}	CS LOW to address valid time	RD ₁		-1.2	-	1.6	ns
t _{CSLOEL}	CS LOW to OE LOW time	RD ₂	[2]	0.4+ T _{cy(clk)} × WAITOEN	-	0.8+ T _{cy(clk)} × WAITOEN	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	RD ₃ ; PB = 1	<u>[2][6]</u>	-1.6	-	0	ns
t _{oeloeh}	OE LOW to OE HIGH time	RD ₄	[2]	(WAITRD – WAITOEN + 1) × T _{cy(clk)}	-	0.3 + (WAITRD – WAITOEN + 1) × T _{cy(clk)}	ns
t _{am}	memory access time	RD₅	[2][3]	$\begin{array}{l} -6.7 \\ + (WAITRD - \\ WAITOEN +1) \times \\ T_{cy(clk)} \end{array}$	-	-	ns
t _{h(D)}	data input hold time	RD ₆	[2][4]	-4.8	-	-	ns
t _{CSHBLSH}	CS HIGH to BLS HIGH time	PB = 1	<u>[6]</u>	0.8	-	1.5	ns
t _{CSHOEH}	CS HIGH to OE HIGH time		[2]	0.5	-	0.9	ns
t _{oehanv}	OE HIGH to address invalid time		[2]	-0.4	-	0	ns
t _{deact}	deactivation time	RD ₇	[2]	0.5	-	0.9	ns
Write cyc	le parameters						
t _{CSLAV}	CS LOW to address valid time	WR ₁		0.1	-	0.5	ns
t _{CSLDV}	CS LOW to data valid time	WR ₂		1.0	-	2.2	ns
t _{CSLWEL}	CS LOW to WE LOW time	WR ₃ ; PB =1	<u>[2][6]</u>	-0.6	-	0	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	WR ₄ ; PB = 1	<u>[2][6]</u>	-1.2	-	0	ns
twelweh	WE LOW to WE HIGH time	WR ₅ ; PB =1	[2][6]	(WAITWR – WAITWEN + 1) × T _{cy(clk)}	-	0.1 + (WAITWR – WAITWEN + 1) × T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	PB = 1	<u>[2][6]</u>	2.5	-	5.5	ns
t _{WEHDNV}	WE HIGH to data invalid time	WR ₆ ; PB =1	<u>[2][6]</u>	1.6	-	2.9	ns
t _{WEHEOW}	WE HIGH to end of write time	WR ₇ ; PB = 1	[2][5][6]	0.6	-	0.9	ns
	1	1		1	1	I	1

Table 26. Dynamic characteristics: Static external memory interface ... continued

 $C_L = 10 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB; Values based on simulation.

Symbol	Parameter ^[1]	Conditions ^[1]		Min	Тур	Max	Unit
t _{BLSHDNV}	BLS HIGH to data invalid time	PB = 1	[6]	-0.8	-	0	ns
t _{WEHANV}	WE HIGH to address invalid time	PB = 1	[6]	0.6	-	0.9	ns
t _{deact}	deactivation time	WR ₈ ; PB = 0; PB = 1	[2][6]	-0.8	-	0	ns
t _{CSLBLSL}	CS LOW to BLS LOW	WR ₉ ; PB = 0	[2][6]	-1.2 + (WAITWEN + 1) × T _{cy(clk)}	-	(WAITWEN + 1) × T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	WR ₁₀ ; PB = 0	<u>[2][6]</u>	2.5 + (WAITWR – WAITWEN + 1) × T _{cy(clk)}	-	5.5 + (WAITWR – WAITWEN + 1) × $T_{cy(clk)}$	ns
t _{BLSHEOW}	BLS HIGH to end of write time	WR ₁₁ ; PB = 0	[2][5][6]	-0.8 + T _{cy(clk)}	-	T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	WR12; PB = 0		0.2 + T _{cy(clk)}	-	$0.5 + T_{cy(clk)}$	ns

[1] Parameters are shown as RD_n or WD_n in Figure 24 as indicated in the Conditions column.

[2] T_{cy(clk)} = 1/EMC_CLK (see UM10912 LPC546xx manual).

[3] Latest of address valid, EMC_CSx LOW, EMC_OE LOW, EMC_BLSx LOW (PB = 1).

[4] After End Of Read (EOR): Earliest of EMC_CSx HIGH, EMC_OE HIGH, EMC_BLSx HIGH (PB = 1), address invalid.

- [5] End Of Write (EOW): Earliest of address invalid, EMC_CSx HIGH, EMC_BLSx HIGH (PB = 1).
- [6] The byte lane state bit, PB, enables different types of memory to be connected (see *the STATICCONFIG[0:3] register in the UM10912* LPC546xx *manual*).

Table 27. Dynamic characteristics: Static external memory interface

 $C_L = 20 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB; Values based on simulation.

Symbol	Parameter ^[1]	Conditions ^[1]		Min	Тур	Max	Unit
Read cyc	ele parameters				-		
t _{CSLAV}	CS LOW to address valid time	RD ₁		-1.2	-	1.6	ns
t _{CSLOEL}	CS LOW to OE LOW time	RD ₂	[2]	0.5+ T _{cy(clk)} × WAITOEN	-	$0.8\text{+}\text{T}_{cy(clk)}\times\text{WAITOEN}$	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	RD ₃ ; PB = 1	[2][6]	-2.3	-	0	ns
t _{OELOEH}	OE LOW to OE HIGH time	RD ₄	[2]	(WAITRD – WAITOEN + 1) × T _{cy(clk)}	-	0.3 + (WAITRD – WAITOEN + 1) × T _{cy(clk)}	ns
t _{am}	memory access time	RD₅	[2][3]	-7.9 + (WAITRD - WAITOEN +1) × T _{cy(clk)}	-	-	ns

Table 27. Dynamic characteristics: Static external memory interface ... continued

 $C_L = 20 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB; Values based on simulation.

Symbol	Parameter ^[1]	Conditions ^[1]		Min	Тур	Max	Unit
t _{h(D)}	data input hold time	RD ₆	[2][4]	-5.5	-	-	ns
t _{CSHBLSH}	CS HIGH to BLS HIGH time	PB = 1	<u>[6]</u>	0.7	-	1.5	ns
t _{сsноен}	CS HIGH to OE HIGH time		[2]	0.5	-	0.9	ns
t _{oehanv}	OE HIGH to address invalid time	RD ₈	[2]	-0.4	-	0	ns
t _{deact}	deactivation time	RD ₇	[2]	0.5	-	0.9	ns
Write cyc	le parameters ^[2]						
t _{CSLAV}	CS LOW to address valid time	WR ₁		0.1	-	0.5	ns
t _{CSLDV}	CS LOW to data valid time	WR ₂		1	-	2.2	ns
t _{CSLWEL}	CS LOW to WE LOW time	WR ₃ ; PB =1	[2][6]	$\begin{array}{c} -0.5 + \\ (WAITWEN + 1) \times \\ T_{cy(clk)} \end{array}$	-	(WAITWEN + 1) × T _{cy(clk)}	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	WR ₄ ; PB = 1	[2][6]	-1.9	-	0	ns
t _{WELWEH}	WE LOW to WE HIGH time	WR ₅ ; PB =1	[2][6]	-0.1 + (WAITWEN + 1) × T _{cy(clk)}	-	(WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	PB = 1	<u>[2][6]</u>		-	6.7	ns
t _{WEHDNV}	WE HIGH to data invalid time	WR ₆ ; PB =1	[2][6]	1.6 + T _{cy(clk)}	-	2.8 + T _{cy(clk)}	ns
t _{WEHEOW}	WE HIGH to end of write time	WR ₇ ; PB = 1	[2][5][6]	0.5 +T _{cy(clk)}	-	0.8 + T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	PB = 1	[6]	-0.8	-	0	ns
t _{wehanv}	WE HIGH to address invalid time	PB = 1	[6]	0.5	-	0.8	ns
t _{deact}	deactivation time	WR ₈ ; PB = 0; PB = 1	<u>[2][6]</u>	-0.8	-	0	ns
t _{CSLBLSL}	CS LOW to BLS LOW	WR ₉ ; PB = 0	[2][6]	$-1.9 + (WAITWEN + 1) \times T_{cy(clk)}$	-	(WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	WR ₁₀ ; PB = 0	[2][6]	$\begin{array}{l} \textbf{3.1+(WAITWR}-\\ \textbf{WAITWEN+1)}\times\\ \textbf{T}_{cy(clk)} \end{array}$	-	6.7+ (WAITWR – WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSHEOW}	BLS HIGH to end of write time	WR ₁₁ ; PB = 0	[2][5][6]	–0.8 + T _{cy(clk)}	-	T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	WR12; PB = 0	<u>[2][6]</u>	$0.2 + T_{cy(clk)}$	-	$0.5 + T_{cy(clk)}$	ns

[1] Parameters are shown as RD_n or WD_n in Figure 24 as indicated in the Conditions column.

LPC546xx

All information provided in this document is subject to legal disclaimers.

Table 28. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01 ^[2] $C_L = 10 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB. Values based on simulation. t_{cmddly} is programmable delay value for EMC command outputs in command delayed mode; t_{fbdly} is programmable delay value for the feedback clock that controls input data sampling.

Symbol	Parameter		Min	Тур	Max	Unit
For RD = 1			1	I	1	
Common to	o read and write cycles					
T _{cy(clk)}	clock cycle time	[1]	10	-	-	ns
t _{d(SV)}	chip select valid delay time		-	-	t _{cmddly} + 3.7	ns
t _{h(S)}	chip select hold time		t _{cmddly} + 1.7	-	-	ns
t _{d(RASV)}	row address strobe valid delay time		-	-	t _{cmddly} + 4.1	ns
t _{h(RAS)}	row address strobe hold time		t _{cmddly} + 1.8	-	-	ns
t _{d(CASV)}	column address strobe valid delay time		-	-	t _{cmddly} + 4.4	ns
t _{h(CAS)}	column address strobe hold time		t _{cmddly} + 1.9	-	-	ns
t _{d(WV)}	write valid delay time		-	-	t _{cmddly} + 5.1	ns
t _{h(W)}	write hold time		t _{cmddly} + 2.4	-	-	ns
t _{d(AV)}	address valid delay time		-	-	t _{cmddly} + 4.8	ns
t _{h(A)}	address hold time		t _{cmddly} + 1.7	-	-	ns
	parameters			·		t
t _{su(D)}	data input set-up time		0.5	-	-	ns
t _{h(D)}	data input hold time		2.1	-	-	ns
Write cycle	parameters					
t _{d(QV)}	data output valid delay time		-	-	8.1	ns
t _{h(Q)}	data output hold time		-1.7	-	-	ns

[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.

[2] See Table 30 for internal programmable delay.


11.18 Smart card interface

Table 46. Dynamic characteristics^[1]

 $T_{amb} = -40$ \degree C to 105 \degree C; $V_{DD} = 1.71$ V to 3.6 V; $C_L = 30$ pF balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
2.7 V ≤ V D	DD ≤ 3.6 V			·		
t _{DS} data set-up time		CCLK ≤ 100 MHz	2.1	-	-	ns
		100 MHz < CCLK ≤ 180 MHz	2.1	-	-	ns
t _{DH}	data hold time	CCLK ≤ 100 MHz	0	-	-	ns
		100 MHz < CCLK ≤ 180 MHz	0	-	-	ns
$t_{v(Q)}$ data output valid ti		CCLK ≤ 100 MHz	11.0	-	22.5	ns
		100 MHz < CCLK \leq 180 MHz	11.0	-	22.5	ns

[1] Based on simulated values. V_{DD} = 2.7 V - 3.6 V.



12.3 Temperature sensor

Table 56. Temperature sensor static and dynamic characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
DT _{sen}	sensor temperature accuracy	T_{amb} = -40 °C to +105 °C	[1]	-		3.7	°C	
EL	linearity error	T_{amb} = -40 °C to +105 °C		-	-	3.7	°C	
t _{s(pu)}	power-up settling time	to 99% of temperature sensor output value	[2]	-	10.0	15.0	μS	

[1] Absolute temperature accuracy.

[2] Based on simulation.

13.3 Connecting power, clocks, and debug functions

Figure 45 shows the basic board connections used to power the LPC546xx. devices, connect the external crystal and the 32 kHz oscillator for the RTC, and provide debug capabilities via the serial wire port.

Product data sheet

Table 60.	Revision	history	continued
-----------	----------	---------	-----------

Document ID		Data sheet status	Change notice	Supersedes		
Modifications:		in master mode and 14 Mbit/s	SPI serial I/O cont	troller": Maximum data rate of SPI functions. Was 71 Mbit/s		
		Section 11.15 "SPI interfaces' ode is 48 Mbit/s. Was 71 Mbit		pported bit rate for SPI		
	Z. Added specificati requires a this pin is	in external pull-up to provide o	I2C-bus pins com C Fast-mode, and putput functionality the I2C lines. Ope			
LPC546xx v.1.9	20171109	Product data sheet	-	LPC546xx v.1.8		
Modifications:	numbers:	Table 1 "Ordering information" LPC54605J256BD100, LPC 5J512ET100.		ering options". Added the part , LPC54605J256ET100,		
LPC546xx v.1.8	20170614	Product data sheet	-	LPC546xx v.1.7		
Modifications:	Updated 8	Section 13.7 "Suggested USE	3 interface solution	s". Removed the remark.		
	Added LP	C5462x device to the data sh	neet.			
	 Updated ⁻ 	Timer and digital peripherals of	of Section 2 "Feat	ures and benefits".		
		Section 7.19.2 "SCTimer/PWI kternal memory controller".	M", Section 7.19.2	.1 "Features" and Section		
	flash and	Figure 13 "Typical CoreMark s SRAMX" and Figure 14 "Core (MHz) from flash and SRAM	Mark power cons			
	"SPI dyna 45 "Dynar "USART o Table 51 "	•	44 "Dynamic char 46 "Dynamic chara able 50 "Dynamic MMC and SDIO",	acteristics: SPIFI[1]", Table acteristics[1]", Table 47 characteristics: Ethernet",		
		Table 12 "General operating c ning only to f _{clk} .	conditions". Added	the condition, For OTP		
	 Added Re eCRP)". 	emark to Section 7.24 "Code s	security (enhanced	d Code Read Protection -		
	 Updated - value. 	Table 19 "Typical peripheral p	ower consumptior	[1][2]": added SYSOSC		
	 Updated ⁻ 	Table 14 "CoreMark score[1]".				
		Table 15 "Static characteristic				
	 mode": I_{DD} supply current in Active mode: CoreMark code executed from flash. Updated Figure 13 "Typical CoreMark score (iterations/s) vs. Frequency (MHz) from flash and SRAMX" and Figure 14 "CoreMark power consumption: typical mA/MHz vs. frequency (MHz) from flash and SRAMX". 					
LPC546xx v.1.7	20170428	Product data sheet	-	LPC546xx v.1.6		
Modifications:	Updated	Table 42 "Dynamic characteri	stics: I2S-bus inte	face pins [1][4]".		
	-	Table 11 "Thermal resistance"				
LPC546xx v.1.6		Product data sheet	-	LPC546xx v.1.5		
Modifications:	Added TF	BGA100 and LQFP100 pack	ages.	1		

```
LPC546xx
```

19. Legal information

19.1 Data sheet status

Document status ^{[1][2]} Product status ^[3]		Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.