



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	I²C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	171
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54607j256bd208e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54607j256bd208e</a>

## 4. Marking

Terminal 1 index area




Fig 1. TFBGA180 and TFBGA100 package markings

Terminal 1 index area




Fig 2. LQFP208 package marking

Terminal 1 index area

aaa-029374

Fig 3. LQFP100 package marking

The LPC546xx TFBGA180 and TFBGA100 packages have the following top-side marking:

- First line: LPC546xxJyyy
  - yyy: flash size
- Second line: ET180 or ET100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x
  - yyww: Date code with yy = year and ww = week.
  - xR = boot code version and device revision.

The LPC546xx LQFP208 and LQFP100 packages have the following top-side marking:

- First line: LPC546xxJyyy
  - yyy: flash size
- Second line: BD208 or BD100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description
PIO0_30	A2	A2	200	95	[2]	PU	I/O	<b>PIO0_30</b> — General-purpose digital input/output pin. <b>Remark:</b> In ISP mode, this pin is set to the Flexcomm 0 USART TXD function.
							I/O	<b>FC0_RXD_SCL_MISO</b> — Flexcomm 0: USART receiver, I2C clock, SPI master-in/slave-out data.
							R	Reserved.
							O	<b>CT0_MAT0</b> — Match output 0 from Timer 0.
							O	<b>SCT0_OUT9</b> — SCTimer/PWM output 9.
							O	<b>TRACEDATA[1]</b> — Trace data bit 1.
PIO0_31/ ADC0_5	K3	M5	55	28	[4]	PU	I/O; AI	<b>PIO0_31/ADC0_5</b> — General-purpose digital input/output pin. ADC input channel 5 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	<b>FC0_CTS_SDA_SSEL0</b> — Flexcomm 0: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I/O	<b>SD_D[2]</b> — SD/MMC data 2.
							O	<b>CT0_MAT1</b> — Match output 1 from Timer 0.
							O	<b>SCT0_OUT3</b> — SCTimer/PWM output 3.
							O	<b>TRACEDATA[0]</b> — Trace data bit 0.
PIO1_0/ ADC0_6	J3	N3	56	29	[4]	PU	I/O; AI	<b>PIO1_0/ADC0_6</b> — General-purpose digital input/output pin. ADC input channel 6 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	<b>FC0_RTS_SCL_SSEL1</b> — Flexcomm 0: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	<b>SD_D[3]</b> — SD/MMC data 3.
							I	<b>CT0_CAP2</b> — Capture 2 input to Timer 0.
							I	<b>SCT0_GPI4</b> — Pin input 4 to SCTimer/PWM.
							O	<b>TRACECLK</b> — Trace clock.
PIO1_1	J10	K12	109	55	[2]	PU	I/O	<b>PIO1_1/</b> — General-purpose digital input/output pin.
							I/O	<b>FC3_RXD_SDA_MOSI</b> — Flexcomm 3: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							R	Reserved.
							I	<b>CT0_CAP3</b> — Capture 3 input to Timer 0.
							I	<b>SCT0_GPI5</b> — Pin input 5 to SCTimer/PWM.
							R	Reserved.
							I	<b>USB1_OVERCURRENTN</b> — USB1 bus overcurrent indicator (active low).

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state [1]	Type	Description
PIO1_10	H6	N9	84	41	[2]	PU	I/O	<b>PIO1_10</b> — General-purpose digital input/output pin.
							O	<b>ENET_TXD1</b> — Ethernet transmit data 1.
							I/O	<b>FC1_RXD_SDA_MOSI</b> — Flexcomm 1: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							O	<b>CT1_MAT0</b> — Match output 0 from Timer 1.
							O	<b>SCT0_OUT3</b> — SCTimer/PWM output 3.
							R	Reserved.
							O	<b>EMC_RASN</b> — External memory interface row address strobe (active low).
PIO1_11	B4	B4	198	94	[2][8]	PU	I/O	<b>PIO1_11</b> — General-purpose digital input/output pin.
							O	<b>ENET_TX_EN</b> — Ethernet transmit enable (RMII/MII interface).
							I/O	<b>FC1_RXD_SCL_MISO</b> — Flexcomm 1: USART transmitter, I2C clock, SPI master-in/slave-out data.
							I	<b>CT1_CAP1</b> — Capture 1 input to Timer 1.
							I	<b>USB0_VBUS</b> — Monitors the presence of USB0 bus power.
							R	Reserved.
							O	<b>EMC_CLK[0]</b> — External memory interface clock 0.
PIO1_12	F8	K9	128	62	[2]	PU	I/O	<b>PIO1_12</b> — General-purpose digital input/output pin.
							I	<b>ENET_RXD0</b> — Ethernet receive data 0.
							I/O	<b>FC6_SCK</b> — Flexcomm 6: USART, SPI, or I2S clock.
							O	<b>CT1_MAT1</b> — Match output 1 from Timer 1.
							O	<b>USB0_PORTPWRN</b> — USB0 VBUS drive indicator (Indicates VBUS must be driven).
							O	<b>EMC_DYCSN[0]</b> — External Memory interface SDRAM chip select 0 (active low).
PIO1_13	D10	G10	139	66	[2]	PU	I/O	<b>PIO1_13</b> — General-purpose digital input/output pin.
							I	<b>ENET_RXD1</b> — Ethernet receive data 1.
							I/O	<b>FC6_RXD_SDA_MOSI_DATA</b> — Flexcomm 6: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.
							I	<b>CT1_CAP2</b> — Capture 2 input to Timer 1.
							I	<b>USB0_OVERCURRENTN</b> — USB0 bus overcurrent indicator (active low).
							O	<b>USB0_FRAME</b> — USB0 frame toggle signal.
							O	<b>EMC_DQM[0]</b> — External memory interface data mask 0.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP	Reset state [1]	Type	Description
PIO2_2	-	C3	4	-	[2]	PU	I/O <b>PIO2_2</b> — General-purpose digital input/output pin.
							I <b>ENET_CRS</b> — Ethernet Carrier Sense (MII interface) or Ethernet Carrier Sense/Data Valid (RMII interface).
							I/O <b>FC3_SSEL3</b> — Flexcomm 3: SPI slave select 3.
							O <b>SCT0_OUT6</b> — SCTimer/PWM output 6.
							O <b>CT1_MAT1</b> — Match output 1 from Timer 1.
PIO2_3	-	B1	7	-	[2]	PU	I/O <b>PIO2_3</b> — General-purpose digital input/output pin.
							O <b>ENET_TXD2</b> — Ethernet transmit data 2 (MII interface).
							O <b>SD_CLK</b> — SD/MMC clock.
							I/O <b>FC1_RXD_SDA_MOSI</b> — Flexcomm 1: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							O <b>CT2_MAT0</b> — Match output 0 from Timer 2.
PIO2_4	-	D3	9	-	[2]	PU	I/O <b>PIO2_4</b> — General-purpose digital input/output pin.
							O <b>ENET_TXD3</b> — Ethernet transmit data 3 (MII interface).
							I/O <b>SD_CMD</b> — SD/MMC card command I/O.
							I/O <b>FC1_TXD_SCL_MISO</b> — Flexcomm 1: USART transmitter, I2C clock, SPI master-in/slave-out data.
							O <b>CT2_MAT1</b> — Match output 1 from Timer 2.
PIO2_5	-	C1	12	-	[2]	PU	I/O <b>PIO2_5</b> — General-purpose digital input/output pin.
							O <b>ENET_TX_ER</b> — Ethernet Transmit Error (MII interface).
							O <b>SD_POW_EN</b> — SD/MMC card power enable
							I/O <b>FC1_CTS_SDA_SSEL0</b> — Flexcomm 1: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							O <b>CT1_MAT2</b> — Match output 2 from Timer 1.
PIO2_6	-	F3	17	-	[2]	PU	I/O <b>PIO2_6</b> — General-purpose digital input/output pin.
							I <b>ENET_TX_CLK</b> — Ethernet Transmit Clock (MII interface).
							I/O <b>SD_D[0]</b> — SD/MMC data 0.
							I/O <b>FC1_RTS_SCL_SSEL1</b> — Flexcomm 1: USART request-to-send, I2C clock, SPI slave select 1.
							I <b>CT0_CAP0</b> — Capture input 0 to Timer 0.
PIO2_7	-	J2	29	-	[2]	PU	I/O <b>PIO2_7</b> — General-purpose digital input/output pin.
							I <b>ENET_COL</b> — Ethernet Collision detect (MII interface).
							I/O <b>SD_D(1)</b> — SD/MMC data 1.
							I <b>FREQME_GPIO_CLK_B</b> — Frequency Measure pin clock input B.
							I <b>CT0_CAP1</b> — Capture input 1 to Timer 0.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP	Reset state [1]	Type	Description
PIO2_19	P12	93	-	[2]	PU	I/O	<b>PIO2_19</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[1]</b> — LCD Data [1].
						I/O	<b>FC3_TXD_SCL_MISO</b> — Flexcomm 3: USART transmitter, I2C clock, SPI master-in/slave-out data.
						I/O	<b>FC7_RXD_SDA_MOSI_DATA</b> — Flexcomm 7: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.
						O	<b>CT3_MAT1</b> — Match output 1 from Timer 3.
PIO2_20	P13	95	-	[2]	PU	I/O	<b>PIO2_20</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[2]</b> — LCD Data [2].
						I/O	<b>FC3 RTS_SCL_SSEL1</b> — Flexcomm 3: USART request-to-send, I2C clock, SPI slave select 1.
						I/O	<b>FC7_TXD_SCL_MISO_WS</b> — Flexcomm 7: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.
						O	<b>CT3_MAT2</b> — Match output 2 from Timer 3.
						I	<b>CT4_CAP0</b> — Capture input 4 to Timer 0.
PIO2_21	L10	99	-	[2]	PU	I/O	<b>PIO2_21</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[3]</b> — LCD Data [3].
						I/O	<b>FC3_CTS_SDA_SSEL0</b> — Flexcomm 3: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
						I/O	<b>MCLK</b> — MCLK input or output for I2S and/or digital microphone.
						O	<b>CT3_MAT3</b> — Match output 3 from Timer 3.
PIO2_22	K10	113	-	[2]	PU	I/O	<b>PIO2_22</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[4]</b> — LCD Data [4].
						O	<b>SCT0_OUT7</b> — SCTimer/PWM output 7.
						R	— Reserved.
						I	<b>CT2_CAP0</b> — Capture input 0 to Timer 2.
PIO2_23	M14	115	-	[2]	PU	I/O	<b>PIO2_23</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[5]</b> — LCD Data [5].
						O	<b>SCT0_OUT8</b> — SCTimer/PWM output 8.
PIO2_24	K14	118	-	[2]	PU	I/O	<b>PIO2_24</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[6]</b> — LCD Data [6].
						O	<b>SCT0_OUT9</b> — SCTimer/PWM output 9.
PIO2_25	J11	121	-	[2][8]	PU	I/O	<b>PIO2_25</b> — General-purpose digital input/output pin.
						O	<b>LCD_VD[7]</b> — LCD Data [7].
						I	<b>USB0_VBUS</b> — Monitors the presence of USB0 bus power.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP	Reset state [1]	Type	Description
PIO2_26	-	H11	124	-	[2]	PU	I/O <b>PIO2_26</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[8]</b> — LCD Data [8].
							R — Reserved.
							I/O <b>FC3_SCK</b> — Flexcomm 3: USART or SPI clock.
							I <b>CT2_CAP1</b> — Capture input 1 to Timer 2.
PIO2_27	-	H14	130	-	[2]	PU	I/O <b>PIO2_27</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[9]</b> — LCD Data [9].
							I/O <b>FC9_SCK</b> — Flexcomm 9: USART or SPI clock.
							I/O <b>FC3_SSEL2</b> — Flexcomm 3: SPI slave select 2.
PIO2_28	-	G13	134	-	[2]	PU	I/O <b>PIO2_28</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[10]</b> — LCD Data [10].
							I/O <b>FC7_CTS_SDA_SSEL0</b> — Flexcomm 7: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							R — Reserved
							I <b>CT2_CAP2</b> — Capture input 2 to Timer 2.
PIO2_29	-	G11	137	-	[2]	PU	I/O <b>PIO2_29</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[11]</b> — LCD Data [11].
							I/O <b>FC7_RTS_SCL_SSEL1</b> — Flexcomm 7: USART request-to-send, I2C clock, SPI slave select 1.
							I/O <b>FC8_TXD_SCL_MISO</b> — Flexcomm 8: USART transmitter, I2C clock, SPI master-in/slave-out data.
							I <b>CT2_CAP3</b> — Capture 3 input to Timer 2.
							O <b>CLKOUT</b> — Output of the CLKOUT function.
PIO2_30	-	F12	143	-	[2]	PU	I/O <b>PIO2_30</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[12]</b> — LCD Data [12].
							R — Reserved.
							R — Reserved.
							O <b>CT2_MAT2</b> — Match output 2 from Timer 2.
PIO2_31	-	D14	149	-	[2]	PU	I/O <b>PIO2_31</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[13]</b> — LCD Data [13].
PIO3_0	-	D12	155	-	[2]	PU	I/O <b>PIO3_0</b> — General-purpose digital input/output pin.
							O <b>LCD_VD[14]</b> — LCD Data [14].
							O <b>PDM0_CLK</b> — Clock for PDM interface 0, for digital microphone.
							R — Reserved.
							O <b>CT1_MAT0</b> — Match output 0 from Timer 1.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP	Reset state [1]	Type	Description
PIO4_1	-	G14	132	-	[2]	PU	I/O <b>PIO4_1</b> — General-purpose digital input/output pin.
							R — Reserved.
							I/O <b>FC6_SCK</b> — Flexcomm 6: USART, SPI, or I2S clock.
							R — Reserved.
							R — Reserved.
							I <b>SCT0_GPI2</b> — Pin input 2 to SCTimer/PWM.
							O <b>EMC_CSN[2]</b> — External memory interface static chip select 2 (active low).
PIO4_2	-	F14	138	-	[2]	PU	I/O <b>PIO4_2</b> — General-purpose digital input/output pin.
							R — Reserved.
							I/O <b>FC6_RXD_SDA_MOSI_DATA</b> — Flexcomm 6: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.
							R — Reserved.
							R — Reserved.
							I <b>SCT0_GPI3</b> — Pin input 3 to SCTimer/PWM.
							O <b>EMC_CSN[3]</b> — External memory interface static chip select 3 (active low).
PIO4_3	-	F13	140	-	[2]	PU	I/O <b>PIO4_3</b> — General-purpose digital input/output pin.
							R — Reserved.
							I/O <b>FC6_TXD_SCL_MISO_WS</b> — Flexcomm 6: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.
							I <b>CT0_CAP3</b> — Capture 3 input to Timer 0.
							R — Reserved.
							I <b>SCT0_GPI4</b> — Pin input 4 to SCTimer/PWM.
							O <b>EMC_DYCSN[2]</b> — External Memory interface SDRAM chip select 2 (active low).
PIO4_4	-	D9	147	-	[2]	PU	I/O <b>PIO4_4</b> — General-purpose digital input/output pin.
							R — Reserved.
							I/O <b>FC4_SSEL3</b> — Flexcomm 4: SPI slave select 3.
							I/O <b>FC0 RTS_SCL_SSEL1</b> — Flexcomm 0: USART request-to-send, I2C clock, SPI slave select 1.
							R — Reserved.
							I <b>SCT0_GPI5</b> — Pin input 5 to SCTimer/PWM.
							O <b>EMC_DYCSN[3]</b> — External Memory interface SDRAM chip select 3 (active low).

- Toggle on match.
- Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Up to four match registers can be configured for PWM operation, allowing up to three single edged controlled PWM outputs. (The number of match outputs for each timer that are actually available on device pins may vary by device.)

### 7.19.2 SCTimer/PWM

The SCTimer/PWM allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCTimer/PWM are shared with the capture and match inputs/outputs of the 32-bit general-purpose counter/timers.

The SCTimer/PWM can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable.
- Limit, halt, stop, and start conditions.
- Values of Match/Capture registers, plus reload or capture control values.


In the two-counter case, the following operational elements are global to the SCTimer/PWM, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

#### 7.19.2.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs, interrupts, and the SCTimer/PWM states.
  - Match register 0 can be used as an automatic limit.
  - In bi-directional mode, events can be enabled based on the count direction.
  - Match events can be held until another qualifying event occurs.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:

[3]  $V_{DD}$  to stay below  $V_2$  for the minimum duration of  $t_{wd}$ .



**Fig 13. Power-up ramp**


### 10.3 CoreMark data

**Table 14. CoreMark score<sup>[1]</sup>**

$T_{amb} = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$

Parameter	Conditions		Typ	Unit
<b>ARM Cortex-M4 in active mode</b>				
CoreMark score	CoreMark code executed from SRAMX; CCLK = 12 MHz	[2][4][5][7][8]	3.38	Iterations/s/MHz
	CCLK = 96 MHz	[2][4][5][7][8]	3.38	Iterations/s/MHz
	CCLK = 180 MHz	[3][4][5][7][8]	3.38	Iterations/s/MHz
	CCLK = 220 MHz	[3][4][5][7][8]	3.38	Iterations/s/MHz
CoreMark score	CoreMark code executed from flash; CCLK = 12 MHz; 1 system clock flash access time.	[2][4][5][6][8]	3.38	Iterations/s/MHz
	CCLK = 96 MHz; 5 system clock flash access time.	[2][4][5][6][8]	2.59	Iterations/s/MHz
	CCLK = 180 MHz; 9 system clock flash access time.	[3][4][5][6][8]	1.99	Iterations/s/MHz
	CCLK = 220 MHz; 8 system clock flash access time.	[3][4][5][6][8][9]	2.11	Iterations/s/MHz
	CCLK = 220 MHz; 9 system clock flash access time.	[3][4][5][6][8]	1.99	Iterations/s/MHz

- [1] Based on the power API library from the SDK software package available on nxp.com.
- [2] Clock source FRO. PLL disabled.
- [3] Clock source 12 MHz FRO. PLL enabled.
- [4] Characterized through bench measurements using typical samples.
- [5] Compiler settings: IAR C/C++ Compiler for Arm ver 8.22.2, optimization level 3, optimized for time on.
- [6] See the FLASHCFG register in the LPC546xx. User Manual for system clock flash access time settings. Acceleration enable bit in the FLASHCFG register is set to 1.
- [7] Flash is powered down
- [8] SRAM1, SRAM2, SRAM3, and USB SRAM powered down. SRAM0 and SRAMX powered.
- [9] At 220 MHz the minimum system clock/access time can be lower when compared to 180 MHz because the power library optimizes the on-chip voltage regulator.



**Table 21. Static characteristics: pin characteristics ...continued**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.  $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$  unless otherwise specified. Values tested in production unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$V_O$	output voltage	output active		0	-	$V_{DD}$	V
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ ; $V_O = V_{DD}$ ; on-chip pull-up/pull-down resistors disabled		-	3	180	nA
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$ ; $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		$V_{DD} - 0.4$	-	-	V
		$I_{OH} = -6\text{ mA}$ ; $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$V_{DD} - 0.4$			
$V_{OL}$	LOW-level output voltage	$I_{OL} = 4\text{ mA}$ ; $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		-	-	0.4	V
		$I_{OL} = 6\text{ mA}$ ; $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-	-	0.4	V
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{DD} - 0.4\text{ V}$ ; $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		4.0	-	-	mA
		$V_{OH} = V_{DD} - 0.4\text{ V}$ ; $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		6.0	-	-	mA
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$ ; $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		4.0	-	-	mA
		$V_{OL} = 0.4\text{ V}$ ; $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		6.0	-	-	mA
$I_{OHS}$	HIGH-level short-circuit output current	$1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$	[2][4]	-	-	35	mA
	drive HIGH; connected to ground;	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-	-	87	mA
$I_{OLS}$	LOW-level short-circuit output current	$1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$	[2][4]	-	-	30	mA
	drive LOW; connected to $V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		-	-	77	mA
Weak input pull-up/pull-down characteristics							
$I_{pd}$	pull-down current	$V_I = V_{DD}$		25		80	$\mu\text{A}$
		$V_I = 5\text{ V}$	[2]	80		100	$\mu\text{A}$
$I_{pu}$	pull-up current	$V_I = 0\text{ V}$		-25		-80	$\mu\text{A}$
		$V_{DD} < V_I < 5\text{ V}$	[2][7]	6		30	$\mu\text{A}$
Open-drain I <sup>2</sup> C pins							
$V_{IH}$	HIGH-level input voltage	$1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		$0.7 \times V_{DD}$	-	-	V
		$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		$0.7 \times V_{DD}$	-	-	V
$V_{IL}$	LOW-level input voltage	$1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$		0	-	$0.3 \times V_{DD}$	V
		$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$		0	-	$0.3 \times V_{DD}$	V
$V_{hys}$	hysteresis voltage			$0.1 \times V_{DD}$	-	-	V
$I_{LI}$	input leakage current	$V_I = V_{DD}$	[5]	-	2.5	3.5	$\mu\text{A}$
		$V_I = 5\text{ V}$		-	5.5	10	$\mu\text{A}$
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$ ; pin configured for standard mode or fast mode		4.0	-	-	mA
		$V_{OL} = 0.4\text{ V}$ ; pin configured for Fast-mode Plus		20	-	-	mA

## 11. Dynamic characteristics

### 11.1 Flash memory

**Table 22. Flash characteristics**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$N_{endu}$	endurance	sector erase/program	[1]	10000	-	-	cycles
		page erase/program; page in a sector		1000	-	-	cycles
$t_{ret}$	retention time	powered		10	-	-	years
		unpowered		10	-	-	years
$t_{er}$	erase time	page, sector, or multiple consecutive sectors		-	100	-	ms
$t_{prog}$	programming time		[2]	-	1	-	ms

[1] Number of erase/program cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash.

### 11.2 EEPROM

**Table 23. EEPROM characteristics**

$T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ;  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$ .

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$f_{clk}$	clock frequency			800	1500	1600	kHz
$N_{endu}$	endurance			100000	-	-	cycles
$t_{ret}$	retention time	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		20	-	-	years
		read		-	100	-	ns
		erase/program; $f_{clk} = 1500\text{ kHz}$		-	1.99	-	ms
$t_a$	access time	erase/program; $f_{clk} = 1600\text{ kHz}$		-	1.87	-	ms
		read; RPHASE1	[1]	70	-	-	ns
		read; RPHASE2	[1]	35	-	-	ns
	write; PHASE1	write; PHASE1	[1]	20	-	-	ns
		write; PHASE2	[1]	40	-	-	ns
$t_{wait}$	wait time	write; PHASE3	[1]	10	-	-	ns

[1] See the LPC546xx. user manual, UM10912 on how to program the wait states for the different read (RPHASEx) and erase/program phases (PHASEx).

**Remark:** EEPROM is not accessible in deep-sleep and deep power-down modes




Fig 25. External static memory read/write access (PB = 1)




Fig 26. External static memory burst read cycle

**Table 36. Dynamic characteristics of the PLL2<sup>[1]</sup>**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Reference clock input</b>							
F <sub>in</sub>	input frequency			1	-	25	MHz
<b>Clock output</b>							
f <sub>o</sub>	output frequency	for PLL2 clkout output	[2]	4.3	-	550	MHz
d <sub>o</sub>	output duty cycle	for PLL2 clkout output		46	-	54	%
f <sub>CCO</sub>	CCO frequency			275	-	550	MHz
<b>Lock detector output</b>							
Δ <sub>lock(PFD)</sub>	PFD lock criterion		[3]	1	2	4	ns
<b>Dynamic parameters at f<sub>out</sub> = f<sub>CCO</sub> = 540 MHz; standard bandwidth settings</b>							
J <sub>rms-interval</sub>	RMS interval jitter	f <sub>ref</sub> = 10 MHz	[4][5]	-	15	30	ps
J <sub>pp-period</sub>	peak-to-peak, period jitter	f <sub>ref</sub> = 10 MHz	[4][5]	-	40	80	ps

[1] Data based on characterization results, not tested in production.

[2] Excluding under- and overshoot which may occur when the PLL is not in lock.

[3] A phase difference between the inputs of the PFD (clkref and clkfb) smaller than the PFD lock criterion means lock output is HIGH.

[4] Actual jitter dependent on amplitude and spectrum of substrate noise.

[5] Input clock coming from a crystal oscillator with less than 250 ps peak-to-peak period jitter.

## 11.9 FRO

The FRO is trimmed to ±1 % accuracy over the entire voltage and temperature range.

**Table 37. Dynamic characteristic: FRO**

T<sub>amb</sub> = -40 °C to +105 °C; 1.71 V ≤ V<sub>DD</sub> ≤ 3.6 V.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
f <sub>osc(RC)</sub>	FRO clock frequency	-	11.88	12	12.12	MHz
f <sub>osc(RC)</sub>	FRO clock frequency	-	47.52	48	48.48	MHz
f <sub>osc(RC)</sub>	FRO clock frequency	-	95.04	96	96.96	MHz

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

## 11.10 Crystal oscillator

**Table 38. Dynamic characteristic: oscillator**

T<sub>amb</sub> = -40 °C to +105 °C; 1.71 V ≤ V<sub>DD</sub> ≤ 3.6 V.<sup>[1]</sup>

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Low-frequency mode (1-20 MHz)<sup>[4]</sup></b>							
t <sub>jit(per)</sub>	period jitter time	5 MHz crystal	[3]	-	13.2	-	ps
		10 MHz crystal		-	6.6	-	ps
		15 MHz crystal		-	4.8	-	ps

## 11.15 SPI interfaces

The actual SPI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPI master mode is 48 Mbit/s, and the maximum supported bit rate for SPI slave mode is 14 Mbit/s.

**Table 43. SPI dynamic characteristics<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins;. Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SPI master <math>1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></b>						
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	2.2	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	1.9	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	6.3	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	6.7	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	2.6	-	5.0	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	0.3	-	4.7	ns
<b>SPI slave <math>1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></b>						
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	1.1	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	0.9	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	2.1	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	2.2	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	18.8	-	37.0	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	18.0	-	36.0	ns
<b>SPI master <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></b>						
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	2.4	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	2.2	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	4.2	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	4.5	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	1.8	-	4.6	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	1.7	-	4.0	ns
<b>SPI slave <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></b>						
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	1.2	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	1.0	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	0	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	14	-	23.9	ns
		100 MHz < CCLK $\leq 180\text{ MHz}$	13.3	-	22.2	ns

[1] Based on characterization; not tested in production.

## 11.16 SPIFI


The actual SPIFI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPIFI mode is 100 Mbit/s.

**Table 44. Dynamic characteristics: SPIFI<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW set to standard mode for all pins; Parameters sampled at the 50 % level of the rising or falling edge. Maximum SPIFI clock = 100 MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SPIFI 1.71 V ≤ VDD ≤ 2.7 V</b>						
$t_{DS}$	data set-up time	CCLK $\leq$ 100 MHz	4	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz	4	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq$ 100 MHz	6.4	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz	6.6	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq$ 100 MHz	5.7	-	13.7	ns
		100 MHz < CCLK $\leq$ 180 MHz	5.7	-	13.7	ns
<b>SPIFI 2.7 V ≤ VDD ≤ 3.6 V</b>						
$t_{DS}$	data set-up time	CCLK $\leq$ 100 MHz	4	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz	4	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq$ 100 MHz	3.5	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz	3.6	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq$ 100 MHz	3.3	-	11.5	ns
		100 MHz < CCLK $\leq$ 180 MHz	3.3	-	11.5	ns

[1] Based on simulation; not tested in production.



002aaah409

In mode 0, MODE3 bit (23) in SPIFI CTRL register is set to '0' (default). The SPIFI drives SCK low after the rising edge at which the last bit of each command is captured, and keeps it LOW while CS is HIGH.

**Fig 33. SPIFI control register (Mode 0)**




Fig 36. Differential data-to-EOP transition skew and EOP width

### 11.23 Ethernet AVB


**Remark:** The timing characteristics of the ENET\_MDC and ENET\_MDIO signals comply with the IEEE standard 802.3.

**Table 50. Dynamic characteristics: Ethernet**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 2.7\text{ V}$  to  $3.6\text{ V}$ ,  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Based on simulation.

Symbol	Parameter	Conditions	[1]	Min	Typ	Max	Unit
<b>RMII mode</b>							
$f_{clk}$	clock frequency	for ENET_RX_CLK	[1]	-	-	50.0	MHz
$\delta_{clk}$	clock duty cycle		[1]	45.0	-	55.0	%
$t_{su}$	data input set-up time	ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]				
		CCLK $\leq$ 100 MHz		4.4	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz		4.4	-	-	ns
$t_h$	data input hold time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]				
		CCLK $\leq$ 100 MHz		-1.3	-	0	ns
		100 MHz < CCLK $\leq$ 180 MHz		-1.3	-	0	ns
$t_{v(Q)}$	data output valid time	for ENET_TXDn, ENET_TX_EN	[1][2]				
		CCLK $\leq$ 100 MHz		9.9	-	17.3	ns
		100 MHz < CCLK $\leq$ 180 MHz		9.9	-	17.3	ns
<b>MII mode</b>							
$f_{clk}$	clock frequency	for ENET_TX_CLK	[1]	-	-	25.0	MHz
$\delta_{clk}$	clock duty cycle		[1]	45.0	-	55.0	%
$f_{clk}$	clock frequency	for ENET_RX_CLK	[1]	-	-	25.0	MHz
$\delta_{clk}$	clock duty cycle		[1]	45.0	-	55.0	%
$t_{su}$	data input set-up time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]				
		CCLK $\leq$ 100 MHz		4.7	-	-	ns
		100 MHz < CCLK $\leq$ 180 MHz		4.7	-	-	ns

- [8] The full-scale error voltage or gain error ( $E_G$ ) is the difference between the straight-line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 40](#).
- [9]  $T_{amb} = 25^\circ\text{C}$ ; maximum sampling frequency  $f_s = 5.0$  Msamples/s and analog input capacitance  $C_{ia} = 5$  pF.
- [10] Input impedance  $Z_i$  is inversely proportional to the sampling frequency and the total input capacity including  $C_{ia}$  and  $C_{io}$ :  $Z_i \propto 1 / (f_s \times C_i)$ . See [Table 21](#) for  $C_{io}$ . See [Figure 41](#).



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error ( $E_D$ ).
- (4) Integral non-linearity ( $E_{L(\text{adj})}$ ).
- (5) Center of a step of the actual transfer curve.

**Fig 40. 12-bit ADC characteristics**

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

SOT407-1




Fig 51. LQFP100 package

**Table 60. Revision history ...continued**

Document ID	Release date	Data sheet status	Change notice	Supersedes	
Modifications:	<ul style="list-style-type: none"><li>• Regrouped Table 2 “Ordering options”.</li><li>• Added text to Section 7.15.3.1 “Features”: Software support for AVB feature is available from NXP Professional Services. See <a href="#">nxp.com</a> for more details.</li><li>• Removed Table note 2: fclk = cclk/CLKDIV +1. See LPC5460x UM10912 and updated Table note 1 “See the LPC5460x user manual, UM10912 on how to program the wait states for the different read (RPHASE<sub>x</sub>) and erase/program phases (PHASE<sub>x</sub>).” of Section 11.2 “EEPROM”.</li><li>• Updated Table 50 “Dynamic characteristics: SD/MMC and SDIO”: changed the maximum clock frequency to 52 MHz.</li><li>• Updated address range details and description of the address range: 0x8000 0000 to 0xDFFF FFFF: See Table 7 “Memory usage and details”:</li></ul>				
LPC5460x v.1	20161215	Product data sheet	-	-	