



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	171
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	200K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54608j512bd208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

LPC546xx

Symbol	A	A						Description
	80	BG	БР	ЪР		Ξ		
	Ë,	Ë,	, LO	, L		tate		
	pin	pin	pin	pin		et s		
	00	80-	508-	00		Ses	Ŋpe	
PIO0 3/	A6	A10	178	85	[2]	PU	I/O	PIO0_3 — General-purpose digital input/output pin. In
тск								boundary scan mode: TCK (Test Clock In).
								Remark: In ISP mode, this pin is set to the Flexcomm 3 SPI MOSI function.
							I/O	FC3_RXD_SDA_MOSI — Flexcomm 3: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							0	CT0_MAT1 — Match output 1 from Timer 0.
							0	SCT0_OUT1 — SCTimer/PWM output 1.
							I	SCT0_GPI3 — Pin input 3 to SCTimer/PWM.
								R — Reserved.
							I/O	EMC_D[1] — External Memory interface data [1].
PIO0_4/ TMS	B6	C8	185	87	[2]	PU	I/O	PIO0_4 — General-purpose digital input/output pin. In boundary scan mode: TMS (Test Mode Select).
								Remark: The state of this pin at Reset in conjunction with PIO0_5 and PIO0_6 will determine the boot source for the part or if ISP handler is invoked. See the Boot Process chapter in UM10912 for more details.
							I	CAN0_RD — Receiver input for CAN 0.
							I/O	FC4_SCK — Flexcomm 4: USART or SPI clock.
							I	CT3_CAP0 — Capture input 0 to Timer 3.
							I	SCT0_GPI4 — Pin input 4 to SCTimer/PWM.
								R — Reserved.
							I/O	EMC_D[2] — External Memory interface data [2].
							0	ENET_MDC — Ethernet management data clock.
PIO0_5/	A5	E7	189	89	[2]	PU	I/O	PIO0_5 — General-purpose digital input/output pin.
TDI								In boundary scan mode: TDI (Test Data In).
								Remark: The state of this pin at Reset in conjunction with PIO0_4 and PIO0_6 will determine the boot source for the part or if ISP handler is invoked. See the Boot Process chapter in UM10912 for more details.
							0	CAN0_TD — Transmitter output for CAN 0.
							I/O	FC4_RXD_SDA_MOSI — Flexcomm 4: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							0	CT3_MAT0 — Match output 0 from Timer 3.
							I	SCT0_GPI5 — Pin input 5 to SCTimer/PWM.
								R — Reserved.
							I/O	EMC_D[3] — External Memory interface data [3].
							I/O	ENET_MDIO — Ethernet management data I/O.

Table 4. Pin description ...continued

	Memory space			AHB peripherals	
private peripheral bus (EMC) 0xE010 0000 0x8000 0000 0x4010 BFFF 0x4010 BFFF peripheral bit-band addressing 0x4000 0000 0x4000 0000 0x4000 0000 0x4000 0000 AHB peripheral 0x4000 0000 0x4000 0000 0x4000 0000 0x4000 0000 0x4000 0000 AHB peripherals 0x4000 0000 see APB peripherals 0x4000 0000 0x4000 0000 APB peripherals on APB peripherals on APB peripherals 0x4000 0000 see APB peripherals 0x4000 0000 Ox4000 0000 0x4000 0000 SISP-AP interface 0x4000 0000 SRAM Bit-band addressing 0x2000 0000 Filexcomm 7 0x4009 0000 SRAM1 0x2000 0000 Filexcomm 7 0x4009 0000 SRAM2 0x2000 0000 Filexcomm 7 0x4009 0000 SRAM1 0x2000 0000 Filexcomm 7 0x4009 0000 Filexcomm 8 0x4000 0000 Filexcomm 7 0x4009 0000 Filexcomm 1 0x4000 0000 Filexcomm 3 0x4008 0000 Filexcomm 3 0x4000 0000 Filexcomm 3 0x4008 0000 Filexcomm 3 0x4000 0000 Filexcomm 3 0x	(reserved)				
prime <thp< td=""><td>private peripheral bus</td><td>- 0xE010 0000</td><td></td><td>EPROM (16 kB)</td><td>0x4010 BFFF</td></thp<>	private peripheral bus	- 0xE010 0000		EPROM (16 kB)	0x4010 BFFF
Luncy (reserved)0x8000 0000 (x4000 0000 (reserved)0x4000 0000 	(EMC)	0×E000 0000		(reserved)	0x4010 8000
(reserved) bit-band addressing (reserved)0x4400 0000 (x4000 0000 (reserved)(reserved) (x4000 0000 (reserved)0x4000 0000 (reserved)(reserved) (x4000 0000 (x4000 0000)(reserved) (x4000 0000)(x4000 0000) (reserved)(reserved) (x4000 0000)(x4000 0000) (reserved)(x4000 0000) (x4000 0000)(reserved) (x4000 0000)(x4000 0000) (reserved)(x4000 0000) (x4000 0000)(x4000 0000) (reserved)(x4000 0000) (x4000 0000)(x4000 0000) (reserved)(x4000 0000) <b< td=""><td></td><td>0x8000 0000</td><td></td><td>USB SRAM (8 kB)</td><td>0x4010 2000</td></b<>		0x8000 0000		USB SRAM (8 kB)	0x4010 2000
bit-band addressing 0x4200 0000 (reserved) 0x400A 0000 AHB 0x400C 0000 (reserved) 0x400A 1000 Peripheral 0x400C 0000 (reserved) 0x400A 1000 APB peripherals 0x4002 0000 (reserved) 0x400A 1000 APB peripherals on 0x4002 0000 memory (reserved) 0x4009 E000 APB peripherals on 0x4002 0000 memory (reserved) 0x4009 E000 (reserved) 0x4002 0000 memory (reserved) 0x4009 E000 (reserved) 0x4002 0000 memory (reserved) 0x4009 E000 (reserved) 0x2002 0000 Flexcomm 7 0x4009 E000 (reserved) 0x2002 0000 Flexcomm 6 0x4009 E000 (reserved) 0x2002 0000 Flexcomm 7 0x4009 E000 (reserved) 0x1000 0000 (reserved) 0x4008 E000 (reserved) 0x1000 0000 (reserved) 0x4008 E000 (reserved) 0x000 0000 (reserved) 0x4008 E000 (reserved) 0x000 0000 (reserved) 0x4008 E000 (reserved) 0x000	(reserved)	0x4400 0000		(reserved)	0x4010 0000
bit 0and usedsong 0x4200 0000 0x400A 0000 (reserved) 0x400A 0000 0x400A 0000 AHB 0x400A 0000 0x400A 0000 (reserved) 0x400A 0000 See APB APB peripherals 0x400A 0000 See APB APB peripherals on 0x400A 0000 See APB APB peripherals on 0x4000 0000 See APB APB peripherals on 0x4000 0000 See APB (reserved) 0x200 0000 Flexcomm 7 (reserved) 0x2002 0000 SRAM1 (up to 32 kB) 0x2002 0000 SRAM2 (reserved) 0x0001 0000 SRAM3 0x0001 0000 (reserved) 0x0001 0000 SRAM3 0x0000 0000 (reserved) 0x0000 0000 SRAM3 0x0000 0000 (reserved) 0x0000 0000 SRAM3 0x0000 0000 (reserved) 0x0000 0000 SRAM300	peripheral bit-band addressing			(reserved)	0x400A 5000
(vs.usvect) 0x400C 0000 0x400A 3000 AHB 0x4008 0000 0x400A 1000 (reserved) 0x4006 0000 SHA registers 0x400A 0000 APB peripherals on 0x400A 0000 See APB 0x400B 0000 0x400B 0000 APB peripherals on 0x4000 0000 see APB 0x4009 0000 0x4009 0000 APB peripherals on 0x4000 0000 see APB 0x4009 0000 0x4009 0000 (reserved) 0x4000 0000 0x2000 0000 0x4009 0000 0x4009 0000 (reserved) 0x2000 0000 0x2000 0000 0x4009 0000 0x4009 0000 (reserved) 0x2000 0000 0x2000 0000 0x4009 0000 0x4009 0000 (reserved) 0x2001 0000 0x2002 0000 0x4009 0000 0x4009 0000 (reserved) 0x2001 0000 0x1800 0000 0x4008 0000 0x4009 0000 0x4009 0000 (reserved) 0x000 0000 0x1800 0000 0x4008 0000 0x	(reserved)	- 0x4200 0000		HS USB host registers	0x400A 4000
Arib 0x4008 0000 0x400A 0000 (reserved) 0x4006 0000 0x400A 1000 APB peripherals 0x4004 0000 see APB APB peripherals 0x4002 0000 see APB APB bridge 1 0x4002 0000 see APB APB bridge 10 0x4000 0000 see APB SRAM1 0x2000 0000 0x4009 0000 (reserved) 0x2000 0000 Flexcomm 8 0x2000 0000 0x2000 0000 Flexcomm 7 0x4009 0000 0x4009 0000 0x4009 0000 (reserved) 0x2000 0000 0x4009 0000 (reserved) 0x2001 0000 0x4009 1000 (reserved) 0x000 0000 0x4009 0000 (reserved) 0x000 0000 0x4008 0000 (reserved) 0x000 0000 <		- 0x400C 0000		FS USB host registers	0x400A 3000
0x4008 0000 0x4008 0000 Asynchronous 0x4004 0000 APB peripherals 0x4004 0000 APB peripherals on 0x4002 0000 APB peripherals on 0x4000 0000 (reserved) 0x2000 0000 (reserved) 0x2000 0000 SRAM2 0x2002 0000 (up to 32 kB) 0x2002 0000 SRAM1 0x2000 0000 (reserved) 0x2000 0000 SRAM2 0x2000 0000 (up to 32 kB) 0x2000 0000 SRAM3 0x2000 0000 (reserved) 0x2000 0000 SRAM3 0x2000 0000 (reserved) 0x2000 0000 (reserved) 0x4000 0000 (reserved) 0x0000 0000 (reserved)	peripheral	•		SHA registers	0x400A 2000
Current APB peripherals APB peripherals on APB bridge 10x4006 0000 	(reserved)	- 0x4008 0000		ADC	0x400A 1000
ABB peripherals APB peripherals on APB bridge 10x4004 0000 0x4002 0000see APB memory map figureAPB peripherals on APB bridge 00x4002 0000ISP-AP interface 0x4009 0000APB bridge 10x4000 0000APB bridge 10x4000 0000(reserved)0x200 0000SRAM bit-band addressing0x2002 0000(reserved)0x2002 0000SRAM1 (up to 64 kB)0x2001 0000SRAM0 (up to 64 kB)0x2001 0000SRAM1 (up to 64 kB)0x2001 0000SRAM1 (up to 64 kB)0x2001 0000SRAM1 (up to 51 kB)0x000 0000SRAMX (32 kB)0x000 0000SRAMX (32 kB)0x000 0000SRAMX (19 to 51 kB)0x000 0000SRAMX (up to 51 kB)0x000 0000SRAMX (19 to 51 kB)0x000 0000Creserved)0x000 0000Creserved)0x000 0000Creserved)0x000 0000Creserved)0x0	Asynchronous	- 0x4006 0000		CAN 1	0x400A 0000
APB peripherals on APB bridge 10x4004 0000 wado2 0000see APB memory map figureAPB peripherals on APB bridge 00x4002 00000x4000 0000APB bridge 00x4000 00000x4000 0000(reserved)0x2000 00000x2000 0000SRAM2 (up to 32 kB)0x2002 0000Flexcomm 50x2002 00000x2002 0000Flexcomm 50x2002 00000x2002 0000Flexcomm 70x2002 00000x2002 0000Flexcomm 70x2002 00000x2002 0000Flexcomm 70x2002 00000x2001 0000Flexcomm 70x2002 00000x2001 00000x4009 10000x2001 00000x1800 00000x4008 10000x1800 00000x1800 0000Flexcomm 30x0400 00000x401 10000Flexcomm 30x0400 00000x0300 0000Flexcomm 10x0400 00000x0300 00000x030 00000x0300 00000x030 0000Flexcomm 10x000 00000x000 0000<	APB peripherals	•		CAN 0	
AřB bridge 1 ox4002 0000 memory map figure APB peripherals on APB bridge 0 0x4000 0000 0x4009 8000 (reserved) 0x200 0000 0x200 0000 SRAM 0x200 0000 Flexcomm 7 (reserved) 0x200 0000 0x200 0000 SRAM 0x200 0000 CRC engine (up to 32 kB) 0x2002 0000 0x4009 4000 SRAM1 0x2002 0000 0x4009 1000 (up to 64 kB) 0x2001 0000 0x4008 2000 (reserved) 0x4001 0000 0x4008 0000 (reserved) 0x0401 0000 0x4008 0000 (reserved) 0x0401 0000 0x0000 0000 (reserved) 0x0000 0000 0x0008 0000 (reserved) 0x0000 0000 0x4008 0000 (reserved) 0x0000 0000 0x4008 0000 (reserved)	APB peripherals on	- 0x4004 0000	see APB	ISP-AP interface	0x4009 0000
APB peripherals on APB bridge 0 0x4002 0000 Flexcomm 9 0x4009 8000 (reserved) 0x2400 0000 Flexcomm 6 0x4009 8000 SRAM bit-band addressing 0x2200 0000 Flexcomm 6 0x4009 8000 (reserved) 0x2002 0000 Flexcomm 6 0x4009 8000 (reserved) 0x2002 0000 CRC engine 0x4009 8000 (up to 32 kB) 0x2002 0000 CRC engine 0x4009 8000 SRAM1 (up to 64 kB) 0x2001 0000 CRC engine 0x4008 8000 (reserved) 0x2001 0000 0x4008 8000 0x4008 8000 (reserved) 0x2001 0000 0x4008 8000 0x4008 8000 (reserved) 0x4001 0000 0x4008 8000 0x4008 8000 (reserved) 0x4001 0000 0x4008 8000 0x4008 8000 (reserved) 0x4000 0000 0x4008 0000 0x4008 8000 (reserved) 0x4000 0000 0x4008 8000 0x4008 8000 (reserved) 0x4000 0000 0x4008 8000 0x4008 8000 (reserved) 0x4008 0000 0x4008 8000 0x4008 8000	APB bridge 1	▲ 0×4002 0000	memory map figure	SDIO	0x4009 0000
APB bridge 0 0x4000 0000 (reserved) 0x2400 0000 SRAM bit-band 0x2200 0000 (reserved) 0x2002 0000 (reserved) 0x2002 0000 (reserved) 0x2002 0000 SRAM2 0x2002 0000 (up to 32 kB) 0x2002 0000 SRAM1 0x2001 0000 (up to 64 kB) 0x2001 0000 SPIFIF Flash Interface 0x1000 0000 memory mapped space 0x1000 0000 (reserved) 0x4001 0000 SRAMX 0x4000 0000 (g2 kB) 0x0400 0000 (reserved) 0x4000 0000 SRAMX 0x4000 0000 (reserved) 0x4000 0000 SRAMX 0x4000 0000 (reserved) 0x4000 0000 SRAMX 0x4000 0000 (reserved) 0x4000 0000 Not000 0000 0x3000 0000 SRAMX 0x4000 0000 (reserved) 0x4000 0000 Not000 0000 0x3000 0000 SRAMX 0x4000 0000 (up to 512 kB) 0x0000 0000 0x40	APB peripherals on	0x4002 0000	1 0	Flexcomm 9	0x4009 0000
(reserved) 0x4000000 Flexcomm 7 0x4009 8000 0x2000 0000 0x2000 0000 0x4009 7000 0x4009 8000 (reserved) 0x2002 0000 0x2002 0000 0x4009 8000 0x4009 8000 (reserved) 0x2002 0000 0x2002 0000 0x4009 8000 0x4009 8000 SRAM2 (up to 32 kB) 0x2002 0000 0x2002 0000 0x4009 8000 0x4009 9000 SRAM0 (up to 64 kB) 0x2001 0000 0x2000 0000 0x4009 1000 0x4009 9000 SPIFI Flash Interface memory mapped space 0x1000 0000 0x4008 0000 0x4008 8000 0x4008 8000 SRAMX (32 kB) 0x0400 0000 0x4000 0000 0x4008 0000 0x4008 8000 0x4008 8000 Greserved) 0x0000 0000 0x0300 0000 0x4008 0000 0x4008 0000 0x4008 2000 0x4008 2000 Greserved) 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 2000 0x4008 2000 <td>APB bridge 0</td> <td>0×4000 0000</td> <td>-</td> <td>Flexcomm 8</td> <td>0x4009 9000</td>	APB bridge 0	0×4000 0000	-	Flexcomm 8	0x4009 9000
SRAM bit-band addressing 0x2400 0000 Flexcomm 6 0x4009 7000 (reserved) 0x2002 0000 0x2002 0000 0x4009 5000 0x4009 5000 SRAM2 (up to 32 kB) 0x2002 0000 0x2002 0000 0x4009 5000 0x4009 5000 SRAM1 (up to 64 kB) 0x2002 0000 0x2001 0000 0x4009 5000 0x4009 5000 SRAM0 (up to 64 kB) 0x2001 0000 0x2001 0000 0x4009 5000 0x4009 5000 SPIFI Flash Interface memory mapped space 0x2000 0000 0x4008 0000 0x4008 8000 0x4008 8000 SRAMX (32 kB) 0x0401 0000 0x0401 0000 0x4008 0000 0x4008 8000 0x4008 8000 Greserved) 0x4000 0000 0x0000 0000 0x4008 0000 0x4008 8000 <	(reserved)	0x2400 0000		Flexcomm 7	0x4009 8000
addressing 0x2200 0000 Flexcomm 5 0x4009 6000 (reserved) 0x2002 0000 0x2002 0000 0x4009 5000 0x4009 5000 (up to 32 kB) 0x2002 0000 0x2002 0000 0x4009 4000 0x4009 2000 SRAM1 (up to 64 kB) 0x2001 0000 0x4009 0000 0x4009 0000 0x4009 0000 SPIFI Flash interface memory mapped space 0x4000 0000 0x4008 0000 0x4008 0000 (reserved) 0x4000 0000 0x4008 0000 0x4008 8000 0x4008 8000 0x4000 0000 0x4000 0000 0x4008 0000 0x4008 8000 0x4008 8000 0x4000 0000 0x0400 0000 0x4008 0000 0x4008 8000 0x4008 8000 0x4000 0000 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 8000 0x4008 0000 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 8000 0x4000 0000 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 8000 0x4008 0000 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 8000 0x4008 0000 0x0000 0000 0x0000 0000	SRAM bit-band	0,2400 0000		Flexcomm 6	0x4009 7000
Creserved) 0x2002 0000 CRC engine 0x4009 5000 SRAM2 (up to 32 kB) 0x2002 0000 0x4009 2000 0x4009 2000 SRAM1 (up to 64 kB) 0x2001 0000 0x4009 2000 0x4009 2000 SRAM0 (up to 64 kB) 0x2000 0000 0x4009 0000 0x4009 0000 SPIFI Flash Interface memory mapped space 0x1000 0000 0x4008 8000 0x4008 8000 SRAMX (32 kB) 0x0400 0000 Flexcomm 4 0x4008 8000 0x4008 8000 SRAMX (32 kB) 0x0400 0000 SC Timer / PWM 0x4008 8000 0x4008 8000 Greesrved) 0x3000 0000 0x4008 8000 0x4008 8000 0x4008 8000 Greesrved) 0x0000 0000 0x4008 0000 0x4008 8000 0x4008 8000 Greesrved) 0x0000 0000 0x4008 8000 0x4008 8000 0x4008 8000 Greesrved) 0x0000 0000 0x4008 8000 0x4008 8000 0x4008 8000 Greesrved) 0x0000 0000 0x4008 8000 0x4008 8000 0x4008 8000 Greesrved) 0x0000 0000 0x4008 8000 0x4008 8000 0x4008 8000 <	addressing	0x2200 0000		Flexcomm 5	0x4009 6000
SRAM2 (up to 32 kB) Ox2002 0000 HS USB device Ox4009 4000 SRAM1 (up to 64 kB) 0x2002 0000 Ethernet 0x4009 2000 SRAM0 (up to 64 kB) 0x2001 0000 D-Mic interface 0x4009 0000 (up to 64 kB) 0x2000 0000 0x4008 0000 0x4008 0000 (reserved) 0x1000 0000 0x1000 0000 0x4008 0000 SRAMX (32 kB) 0x0400 0000 0x4008 0000 0x4008 8000 (reserved) 0x0400 0000 0x4008 0000 0x4008 8000 (up to 512 kB) 0x0000 0000 0x0000 0000 0x4008 8000 filash memory (up to 512 kB) 0x0000 0000 0x0000 0000 0x4008 8000 ox4008 0000 0x0000 0000 0x4008 0000 0x4008 0000 filash memory (up to 512 kB) 0x0000 0000 0x4008 0000 0x4008 0000 ox4008 0000 0x4008 0000 0x4008 0000<	(reserved)	0x2002 0000		CRC engine	0x4009 5000
(up to 32 kB) 0x2002 0000 SRAM1 0x2001 0000 (up to 64 kB) 0x2001 0000 (up to 64 kB) 0x2000 0000 (up to 64 kB) 0x2000 0000 (up to 64 kB) 0x2000 0000 (reserved) 0x1800 0000 (reserved) 0x1000 0000 SRAMX 0x0401 0000 (32 kB) 0x0400 0000 (reserved) 0x0400 0000 SRAMX 0x0400 0000 (32 kB) 0x0400 0000 0x0300 0000 0x0300 0000 Flash memory 0x0000 0000 (up to 512 kB) 0x0000 0000 0x0000 0000 0x0000 0000 cative interrupt vectors 0x0000 0000 0x0000 0000 0x4008 0000 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000	SRAM2	0,2002 0000		HS USB device	0x4009 4000
SRAM1 (up to 64 kB) 0x2001 0000 0x4009 1000 SRAM0 (up to 64 kB) 0x2000 0000 0x4008 6000 (reserved) 0x1800 0000 0x4008 8000 SPIF1 Flash Interface memory mapped space 0x1000 0000 0x4008 8000 (reserved) 0x1000 0000 0x4008 0000 SRAMX (32 kB) 0x0400 0000 Flexcomm 2 0x4008 8000 (reserved) 0x0300 0000 0x4008 0000 0x4008 8000 Greserved) 0x0400 0000 0x4008 0000 0x4008 8000 (reserved) 0x0400 0000 0x4008 0000 0x4008 8000 Greserved) 0x0300 0000 0x4008 0000 0x4008 8000 Greserved) 0x0300 0000 0x0300 0000 0x4008 8000 Greserved) 0x0000 0000 0x0008 0000 0x4008 1000 Greserved) 0x0000 0000 0x4008 0000 0x4008 1000 Greserved) 0x0000 0000 0x4008 0000 0x4008 1000 Greserved) 0x0000 0000 0x4008 0000 0x4008 0000 Greserved) 0x0000 0000 0x4008 0000 0x4008 0000	(up to 32 kB)	0x2002 0000		Ethernet	0x4009 2000
(u) 10 04 ND) 0x2001 0000 SRAM0 0x2000 0000 (up to 64 kB) 0x2000 0000 (reserved) 0x1000 0000 SPIFI Flash Interface 0x1000 0000 memory mapped space 0x1000 0000 (reserved) 0x1000 0000 SRAMX 0x0400 0000 (32 kB) 0x0400 0000 0x0300 0000 0x300 0000 (reserved) 0x0000 0000 SRAMX 0x0000 0000 (up to 512 kB) 0x0000 0000 active interrupt vectors 0x0000 0000 0x0000 0000 0x0000 0000 active interrupt vectors 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 0x4008 0000	SRAM1			(reserved)	0x4009 1000
SRAWD (up to 64 kB) 0x2000 0000 0x1800 0000 0x4008 C000 (reserved) 0x1800 0000 0x1800 0000 0x4008 B000 SPIFI Flash Interface memory mapped space 0x1000 0000 0x4008 0000 0x4008 8000 (reserved) 0x0401 0000 0x0401 0000 0x4008 0000 0x4008 8000 (32 kB) 0x0400 0000 0x0300 0000 0x4008 6000 0x4008 5000 Boot ROM 0x0300 0000 0x0000 0000 0x4008 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x4008 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO 0x0000 0000 0x0000 0000 0x4008 0000 0x4008 0000 Migh Speed GPIO		0x2001 0000		D-Mic interface	0x4009 0000
(reserved)(x2000 0000(reserved)(x2000 0000(reserved)(x1800 0000SPIFI Flash Interface memory mapped space(x1000 0000(reserved)(x1000 0000(reserved)(x4008 8000(reserved)(x4008 0000(reserved)(x4008 0000(reserved)(x4008 0000(reserved)(x4008 0000(reserved)(x4008 0000(reserved)(x4000 0000(reserved)(x0000 0000(reserved) </td <td>(up to 64 kB)</td> <td></td> <td></td> <td>High Speed GPIO</td> <td>0x4008 C000</td>	(up to 64 kB)			High Speed GPIO	0x4008 C000
SPIFI Flash Interface memory mapped space0x1800 0000 0x1000 0000 0x0401 0000Flexcomm 4 0x4008 A000 0x4008 9000 0x4008 8000 0x4008 8000 0x4008 6000 0x4008 6000 0x0300 0000 (reserved)Flexcomm 1 0x4008 6000 0x0300 0000 0x0300 0000 0x0300 0000 0x0000 0000Ox4008 A000 0x4008 8000 0x4008 6000 0x4008 6000 0x4008 6000 0x4008 8000 0x4008 6000 0x4008 8000 0x4008 8000 0x4008 8000 0x4008 6000 0x4008 8000 0x4008 8000	(reserved)	- 0×2000 0000		(reserved)	0x4008 B000
Serie rivesOx1000 0000Flexcomm 3Ox4008 9000(reserved)0x0401 00000x0401 00000x4008 7000(32 kB)0x0400 00000x0300 00000x4008 6000(reserved)0x0300 00000x0300 00000x4008 5000(reserved)0x0300 00000x0300 00000x4008 3000(reserved)0x0000 00000x0000 00000x4008 2000Flash memory (up to 512 kB)0x0000 00000x0000 0000(up to 512 kB)0x0000 00000x0000 0000(active interrupt vectors0x0000 00000x4008 1000(active interrupt vectors0x0000 0000	SPIEL Elash Interface	- 0x1800 0000		Flexcomm 4	0x4008 A000
(reserved) 0x1000 0000 Flexcomm 2 0x4008 8000 (32 kB) 0x0400 0000 Flexcomm 1 0x4008 6000 (32 kB) 0x0300 0000 0x0300 0000 0x4008 6000 (reserved) 0x0300 0000 0x0300 0000 0x4008 3000 (reserved) 0x0000 0000 0x0000 0000 0x4008 2000 (reserved) 0x0000 0000 0x0000 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 0x4008 0000 0x4008 0000 dative interrupt vectors 0x0000 0000 0x0000 0000 0x4008 0000	memory mapped space			Flexcomm 3	0x4008 9000
0x0401 0000 Flexcomm 1 0x4008 7000 (32 kB) 0x0400 0000 Flexcomm 0 0x4008 6000 (reserved) 0x0300 0000 0x0300 0000 0x4008 4000 Boot ROM 0x0000 0000 0x0000 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 0x4008 1000 0x4008 1000 0x0000 0000 0x0000 0000 SPIFI registers 0x4008 1000 0x4008 0000 0x0000 0000 SPIFI registers 0x4008 1000	(reserved)	- 0x1000 0000		Flexcomm 2	0x4008 8000
(32 kB) 0x0400 0000 0x0300 0000 0x4008 6000 (reserved) 0x0300 0000 0x0300 0000 0x4008 4000 (reserved) 0x0008 0000 0x0008 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 EMC registers 0x4008 1000 0x0000 0000 0x0000 0000 SPIFI registers 0x4008 0000 active interrupt vectors 0x0000 0000 aaa-029365	SRAMY	- 0x0401 0000		Flexcomm	0x4008 7000
(reserved) 0x0400 0000 0x0300 0000 0x4008 5000 Boot ROM 0x0300 0000 0x0300 0000 0x4008 3000 (reserved) 0x0008 0000 0x0008 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 EMC registers 0x4008 1000 0x4008 0000 0x0000 0000 EMC registers 0x4008 0000 active interrupt vectors 0x0000 0000 eaa-029365	(32 kB)				0x4008 6000
Boot ROM 0x0300 0000 0x0300 0000 0x4008 4000 (reserved) 0x0300 0000 0x0000 0000 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 EMC registers 0x4008 2000 0x0000 0000 0x0000 0000 SPIFI registers 0x4008 0000 active interrupt vectors 0x0000 0000 aaa-029365	(reserved)	- 0x0400 0000			0x4008 5000
0x0000 0x0000 0x0000 0x0000 0x0000 0x4008 0x000 Flash memory (up to 512 kB) 0x0000 0x0000 0x0000 0x4008 0x000 0x4008 0x4008 0x4008 0x4008 0x4008 0x4008	Boot ROM	- 0x0300 0000			0x4008 4000
(reserved) 0x0008 0000 EMC registers 0x4008 2000 Flash memory (up to 512 kB) 0x0000 0000 EMC registers 0x4008 1000 active interrupt vectors 0x0000 0000 aaa-029365	(reconved)	- 0x0300 0000			0x4008 3000
Flash memory (up to 512 kB) 0x0000 0000 0x4008 1000 0x4008 0000 Image: Construction of the second secon	(leselveu)	- 0x0008 0000		EMC registers	0x4008 2000
(ap a class) 0x0000 0000 0x4008 0000 active interrupt vectors 0x0000 0000 aaa-029365	Flash memory (up to 512 kB)			SPIEL registers	0x4008 1000
active interrupt vectors 0x0000 00C0 0x0000 0000 aaa-029365	(→ _{0x0000} 0000		U UI II	0x4008 0000
active interrupt vectors 0x0000 00C0 0x0000 0000 aaa-029365					
0,0000 0000 888-029305	active inte	errupt vectors			222-020265
		0.00			aaa-023300
The private peripheral bus includes CPU peripherals such as the NVIC, SysTick, and the core contro	The private peripheral but	us includes CPU	peripherals suc	h as the NVIC, SysTick, an	d the core control re

Table 9 shows wake-up sources for reduced power modes.

 Table 9.
 Wake-up sources for reduced power modes

Power mode	Wake-up source	Conditions
Sleep	Any interrupt	Enable interrupt in NVIC.
	HWWAKE	Certain Flexcomm Interface and DMIC subsystem activity.
Deep-sleep	Pin interrupts	Enable pin interrupts in NVIC and STARTER0 and/or STARTER1 registers.
	BOD interrupt	Enable interrupt in NVIC and STARTER0 registers.
		Enable interrupt in BODCTRL register.
		 Configure the BOD to keep running in this mode with the power API.
	BOD reset	Enable reset in BODCTRL register.
	Watchdog interrupt	Enable the watchdog oscillator in the PDRUNCFG0 register.
		 Enable the watchdog interrupt in NVIC and STARTER0 registers.
		 Enable the watchdog in the WWDT MOD register and feed.
		Enable interrupt in WWDT MOD register.
		 Configure the WDTOSC to keep running in this mode with the power API.
	Watchdog reset	Enable the watchdog oscillator in the PDRUNCFG0 register.
		• Enable the watchdog and watchdog reset in the WWDT MOD register and feed.
	Reset pin	Always available.
	RTC 1 Hz alarm timer	Enable the RTC 1 Hz oscillator in the RTCOSCCTRL register.
		 Enable the RTC bus clock in the AHBCLKCTRL0 register.
		• Start RTC alarm timer by writing a time-out value to the RTC COUNT register.
		 Enable the RTCALARM interrupt in the STARTER0 register.
	RTC 1 kHz timer time-out and alarm	• Enable the RTC 1 Hz oscillator and the RTC 1 kHz oscillator in the RTC CTRL register.
		• Start RTC 1 kHz timer by writing a value to the WAKE register of the RTC.
		 Enable the RTC wake-up interrupt in the STARTER0 register.
	Micro-tick timer	 Enable the watchdog oscillator in the PDRUNCFG0 register.
	(intended for ultra-low	• Enable the Micro-tick timer clock by writing to the AHBCLKCTRL1 register.
	deep-sleep mode	 Start the Micro-tick timer by writing UTICK CTRL register.
		Enable the Micro-tick timer interrupt in the STARTER0 register.
	I2C interrupt	Interrupt from I2C in slave mode.
	SPI interrupt	Interrupt from SPI in slave mode.
	USART interrupt	Interrupt from USART in slave or 32 kHz mode.
	USB0 need clock interrupt	Interrupt from USB0 when activity is detected that requires a clock.
	USB1 need clock interrupt	Interrupt from USB1 when activity is detected that requires a clock.
	Ethernet interrupt	Interrupt from ethernet.
	DMA interrupt	Interrupt from DMA.
	HWWAKE	Certain Flexcomm Interface and DMIC subsystem activity.

7.17.3 Ethernet AVB

The Ethernet block enables a host to transmit and receive data over Ethernet in compliance with the IEEE 802.3-2008 standard. The Ethernet interface contains a full featured 10 Mbps or 100 Mbps Ethernet MAC (Media Access Controller) designed to provide optimized performance through the use of DMA hardware acceleration.

7.17.3.1 Features

- 10/100 Mbit/s
- DMA support
- Power management remote wake-up frame and magic packet detection
- Supports both full-duplex and half-duplex operation
 - Supports CSMA/CD Protocol for half-duplex operation.
 - Supports IEEE 802.3x flow control for full-duplex operation.
 - Optional forwarding of received pause control frames to the user application in full-duplex operation.
 - Supports IEEE 802.1AS-2011 and 802.1-Qav-2009 for Audio Video (AV) traffic.
 - Software support for AVB feature is available from NXP Professional Services. See nxp.com for more details.
 - Back-pressure support for half-duplex operation.
 - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

7.17.4 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the LPC546xx microcontroller with little performance penalty compared to parallel flash devices with higher pin count.

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Simple sequences of commands handle erasure and programming.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

7.17.4.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- Half-duplex protocol compatible with various vendors and devices.
- Quad SPI Flash Interface with 1-, 2-, or 4-bit data at rates of up to 52 MB per second.

© NXP Semiconductors N.V. 2018. All rights reserved.

7.18.4 DMA controller

The DMA controller allows peripheral-to memory, memory-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional DMA transfers for a single source and destination.

7.18.4.1 Features

- One channel per on-chip peripheral direction: typically one for input and one for output for most peripherals.
- DMA operations can optionally be triggered by on- or off-chip events.
- Priority is user selectable for each channel.
- Continuous priority arbitration.
- Address cache.
- Efficient use of data bus.
- Supports single transfers up to 1,024 words.
- Address increment options allow packing and/or unpacking data.

7.19 Counter/timers

7.19.1 General-purpose 32-bit timers/external event counter

The LPC546xx includes five general-purpose 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.19.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Up to four 32-bit captures can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt. The number of capture inputs for each timer that are actually available on device pins may vary by device.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
 - Shadow registers are added for glitch-free PWM output.
- For each timer, up to four external outputs corresponding to match registers with the following capabilities (the number of match outputs for each timer that are actually available on device pins may vary by device):
 - Set LOW on match.
 - Set HIGH on match.

- [9] It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin.
- [10] Dependent on package type.
- [11] JEDEC (4.5 in \times 4 in); still air.
- [12] Single layer (4.5 in \times 3 in); still air.
- [13] 8-layer (4.5 in \times 3 in); still air.

Product data sheet



[3] Tested in production. VDD = 1.71 V. At hot temperature and below 2.0 V, the supply current could increase slightly because of reduction of available RBB (reverse body bias) voltage.

Table 17. Static characteristics: Power consumption in deep-sleep and deep power-down modes $T_{amb} = -40$ °C to +105 °C, unless otherwise specified, 2.7 V $\leq V_{DD} \leq 3.6$ V.

Symbol	Parameter	Conditions		Min	Typ <u>[1][2]</u>	Max ^[3]	Unit				
I _{DD}	supply current	Deep-sleep mode; Flash is powered down									
		SRAMX (32 KB) powered		-	23	69	μA				
		T _{amb} = 25 °C									
		SRAMX (32 KB) powered T _{amb} = 105 °C		-	-	1150	μA				
		Deep power-down mode									
		RTC oscillator input grounded (RTC oscillator disabled)		-	464	1500	nA				
		$T_{\rm amb} = 25 ^{\circ}C$									
		RTC oscillator input grounded (RTC oscillator disabled)		-	-	42	μA				
		$T_{\rm amb} = 105 ^{\circ}C$									
		RTC oscillator running with external crystal VDD = VDDA= VREFP = 3.3 V, VBAT = 3.0 V		-	550	-	nA				

[1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C), VDD = 3.3 V.

[2] Characterized through bench measurements using typical samples.

[3] Tested in production, VDD = 3.6 V.

Table 18. Static characteristics: Power consumption in deep power-down mode

 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified, 2.7 V $\leq V_{DD} \leq 3.6$ V.

Symbol	Parameter	Conditions	Min	Typ <u>[1][2]</u>	Max	Unit
I _{BAT}	battery supply	deep power-down mode;				
current		RTC oscillator running with external crystal				
		VDD = VDDA= VREFP = 3.3 V, VBAT = 3.0 V	-	0	-	nA
		VDD = VDDA= VREFP = 0 V or tied to ground, VBAT = 3.0 V	-	340 <u>^[3]</u>	-	nA

[1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C).

[2] Characterized through bench measurements using typical samples.

[3] If VBAT> VDD, the external reset pin must be floating to prevent high VBAT leakage.

Table 27. Dynamic characteristics: Static external memory interface ... continued

 $C_L = 20 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB; Values based on simulation.

Symbol	Parameter ^[1]	Conditions ^[1]		Min Typ		Мах	Unit
t _{h(D)}	data input hold time	RD ₆	[2][4]	-5.5	-	-	ns
t _{CSHBLSH}	CS HIGH to BLS HIGH time	PB = 1	[6]	0.7	-	1.5	ns
t _{CSHOEH}	CS HIGH to OE HIGH time		[2]	0.5	-	0.9	ns
t _{OEHANV}	OE HIGH to address invalid time	RD ₈	[2]	-0.4	-	0	ns
t _{deact}	deactivation time	RD ₇	[2]	0.5	-	0.9	ns
Write cyc	le parameters ^[2]						
t _{CSLAV}	CS LOW to address valid time	WR ₁		0.1	-	0.5	ns
t _{CSLDV}	CS LOW to data valid time	WR ₂		1	-	2.2	ns
t _{CSLWEL}	CS LOW to WE LOW time	WR ₃ ; PB =1	[2][6]	-0.5 + (WAITWEN + 1) × T _{cy(clk)}	-	(WAITWEN + 1) \times T _{cy(clk)}	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	WR ₄ ; PB = 1	[2][6]	-1.9	-	0	ns
t _{WELWEH}	WE LOW to WE HIGH time	WR ₅ ; PB =1	[2][6]	-0.1 + (WAITWEN + 1) × T _{cy(clk)}	-	(WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	PB = 1	<u>[2][6]</u>	3.1	-	6.7	ns
t _{WEHDNV}	WE HIGH to data invalid time	WR ₆ ; PB =1	[2][6]	1.6 + T _{cy(clk)}	-	2.8 + T _{cy(clk)}	ns
t _{WEHEOW}	WE HIGH to end of write time	WR ₇ ; PB = 1	[2][5][6]	0.5 +T _{cy(clk)}	-	0.8 + T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	PB = 1	[6]	-0.8	-	0	ns
t _{WEHANV}	WE HIGH to address invalid time	PB = 1	<u>[6]</u>	0.5	-	0.8	ns
t _{deact}	deactivation time	WR ₈ ; PB = 0; PB = 1	[2][6]	-0.8	-	0	ns
t _{CSLBLSL}	CS LOW to BLS LOW	WR ₉ ; PB = 0	[2][6]	-1.9 + (WAITWEN + 1) × T _{cy(clk)}	-	(WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	WR ₁₀ ; PB = 0	[2][6]	3.1+ (WAITWR – WAITWEN + 1) × $T_{cy(clk)}$	-	6.7+ (WAITWR – WAITWEN + 1) \times T _{cy(clk)}	ns
t _{BLSHEOW}	BLS HIGH to end of write time	WR ₁₁ ; PB = 0	<u>[2][5][6]</u>	–0.8 + T _{cy(clk)}	-	T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	WR12; PB = 0	[2][6]	0.2 + T _{cy(clk)}	-	0.5 + T _{cy(clk)}	ns

[1] Parameters are shown as RD_n or WD_n in Figure 24 as indicated in the Conditions column.

LPC546xx

All information provided in this document is subject to legal disclaimers.

Table 28. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01 ^[2] $C_L = 10 \text{ pF}$ balanced loading on all pins, $T_{amb} = -40 \text{ °C}$ to 105 °C, $V_{DD} = 2.7 \text{ V}$ to 3.6 V. Max EMC clock = 100 MHz. Input slew = 1 ns; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB. Values based on simulation. t_{cmddly} is programmable delay value for EMC command outputs in command delayed mode; t_{fbdly} is programmable delay value for the feedback clock that controls input data sampling.

Symbol	Parameter		Min	Тур	Max	Unit
For RD = 1	I			I		
Common t	o read and write cycles					
T _{cy(clk)}	clock cycle time	[1]	10	-	-	ns
t _{d(SV)}	chip select valid delay time		-	-	t _{cmddly} + 3.7	ns
t _{h(S)}	chip select hold time		t _{cmddly} + 1.7	-	-	ns
t _{d(RASV)}	row address strobe valid delay time		-	-	t _{cmddly} + 4.1	ns
t _{h(RAS)}	row address strobe hold time		t _{cmddly} + 1.8	-	-	ns
t _{d(CASV)}	column address strobe valid delay time		-	-	t _{cmddly} + 4.4	ns
t _{h(CAS)}	column address strobe hold time		t _{cmddly} + 1.9	-	-	ns
t _{d(WV)}	write valid delay time		-	-	t _{cmddly} + 5.1	ns
t _{h(W)}	write hold time		t _{cmddly} + 2.4	-	-	ns
t _{d(AV)}	address valid delay time		-	-	t _{cmddly} + 4.8	ns
t _{h(A)}	address hold time		t _{cmddly} + 1.7	-	-	ns
Read cycle	e parameters					
t _{su(D)}	data input set-up time		0.5	-	-	ns
t _{h(D)}	data input hold time		2.1	-	-	ns
Write cycle	e parameters					<u>.</u>
t _{d(QV)}	data output valid delay time		-	-	8.1	ns
t _{h(Q)}	data output hold time		-1.7	-	-	ns

[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.

[2] See Table 30 for internal programmable delay.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit			
Reference	Reference clock input									
F _{in}	input frequency			1	-	25	MHz			
Clock outp	but									
f _o	output frequency	for PLL2 clkout output	[2]	4.3	-	550	MHz			
d _o	output duty cycle	for PLL2 clkout output		46	-	54	%			
f _{CCO}	CCO frequency			275	-	550	MHz			
Lock detect	ctor output									
$\Delta_{\text{lock}(\text{PFD})}$	PFD lock criterion		[3]	1	2	4	ns			
Dynamic parameters at f _{out} = f _{CCO} = 540 MHz; standard bandwidth settings										
J _{rms-interval}	RMS interval jitter	f _{ref} = 10 MHz	[4][5]	-	15	30	ps			
J _{pp-period}	peak-to-peak, period jitter	f _{ref} = 10 MHz	<u>[4][5]</u>	-	40	80	ps			

Table 36. Dynamic characteristics of the PLL2^[1]

[1] Data based on characterization results, not tested in production.

- [2] Excluding under- and overshoot which may occur when the PLL is not in lock.
- [3] A phase difference between the inputs of the PFD (clkref and clkfb) smaller than the PFD lock criterion means lock output is HIGH.
- [4] Actual jitter dependent on amplitude and spectrum of substrate noise.
- [5] Input clock coming from a crystal oscillator with less than 250 ps peak-to-peak period jitter.

11.9 FRO

The FRO is trimmed to ± 1 % accuracy over the entire voltage and temperature range.

 Table 37.
 Dynamic characteristic: FRO

$T_{amb} = -40 \ ^{\circ}C \ to +105$	°C; 1.71 V ≤	$V_{DD} \leq 3.6 V.$
---------------------------------------	--------------	----------------------

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
f _{osc(RC)}	FRO clock frequency	-	11.88	12	12.12	MHz
f _{osc(RC)}	FRO clock frequency	-	47.52	48	48.48	MHz
f _{osc(RC)}	FRO clock frequency	-	95.04	96	96.96	MHz

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

11.10 Crystal oscillator

Table 38. Dynamic characteristic: oscillator

$I_{amb} = -40$) °C to +105 °C; 1.71	$V \leq V_{DD} \leq 3.6 V.$					
Symbol	Parameter	Conditions		Min	Typ <u>[2]</u>	Max	Unit
Low-freq	uency mode (1-20 M	Hz) ^[4]					
t _{jit(per)}	period jitter time	5 MHz crystal	[3]	-	13.2	-	ps
		10 MHz crystal		-	6.6	-	ps
		15 MHz crystal		-	4.8	-	ps

Table 42. Dynamic characteristics: I²S-bus interface pins [1][4]

 $T_{amb} = -40$ °C to 105 °C; $V_{DD} = 1.71$ V to 3.6 V; $C_L = 30$ pF balanced loading on all pins; Input slew = 1.0 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions		Min	Typ <u>^[3]</u>	Max	Unit	
Master; 2.	7 V \leq VDD \leq 3.6 V			1	k	_		
t _{v(Q)}	data output valid time	on pin I2Sx_TX_SDA	[2]					
		$CCLK \le 100 \text{ MHz}$		21.4	-	30.4	ns	
		100 MHz < CCLK \leq 180 MHz		20.6	-	28.7	ns	
		on pin I2Sx_WS						
		CCLK ≤ 100 MHz		21.1	-	29	ns	
		100 MHz < CCLK \leq 180 MHz		20.3	-	28.3	ns	
t _{su(D)}	data input set-up time	on pin I2Sx_RX_SDA	[2]		E		<u> </u>	
		CCLK ≤ 100 MHz		1.3	-	-	ns	
		100 MHz < CCLK \leq 180 MHz		1.0	-	-	ns	
t _{h(D)}	data input hold time	on pin I2Sx_RX_SDA	[2]		E		<u> </u>	
		CCLK ≤ 100 MHz		2.9	-	-	ns	
		100 MHz < CCLK \leq 180 MHz		3.3	-	-	ns	
Slave; 2.7	$V \leq VDD \leq 3.6 V$				E			
t _{v(Q)}	data output valid time	on pin I2Sx_TX_SDA	[2]					
		$\text{CCLK} \leq 100 \text{ MHz}$		13.8	-	23.6	ns	
		100 MHz < CCLK \leq 180 MHz		13	-	21.9	ns	
t _{su(D)}	data input set-up time	on pin I2Sx_RX_SDA	[2]					
		$CCLK \le 100 \text{ MHz}$		4.7	-	-	ns	
		100 MHz < CCLK \leq 180 MHz		4.2	-	-	ns	
		on pin I2Sx_WS						
		CCLK ≤ 100 MHz		0.9	-	-	ns	
		100 MHz < CCLK \leq 180 MHz		0.7	-	-	ns	
t _{h(D)}	data input hold time	on pin I2Sx_RX_SDA	[2]					
		CCLK ≤ 100 MHz		0	-	-	ns	
		100 MHz < CCLK \leq 180 MHz		0	-	-	ns	
		on pin I2Sx_WS						
		$CCLK \le 100 \text{ MHz}$		1.5	-	-	ns	
		$100 \text{ MHz} < \text{CCLK} \le 180 \text{ MHz}$		1.3	-	-	ns	

- [1] Based on characterization; not tested in production.
- [2] Clock Divider register (DIV) = 0x0.
- [3] Typical ratings are not guaranteed.
- [4] The Flexcomm Interface function clock frequency should not be above 48 MHz. See the data rates section in the I²S chapter (UM10912) to calculate clock and sample rates.
- [5] Based on simulation. Not tested in production.

11.18 Smart card interface

Table 46. Dynamic characteristics^[1]

 $T_{amb} = -40$ \degree C to 105 \degree C; $V_{DD} = 1.71$ V to 3.6 V; $C_L = 30$ pF balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$\textbf{2.7 V} \leq \textbf{VD}$	D ≤ 3.6 V					
t _{DS}	data set-up time	CCLK ≤ 100 MHz	2.1	-	-	ns
		100 MHz < CCLK \leq 180 MHz	2.1	-	-	ns
t _{DH}	data hold time	CCLK ≤ 100 MHz	0	-	-	ns
		100 MHz < CCLK \leq 180 MHz	0	-	-	ns
t _{v(Q)}	data output valid time	CCLK ≤ 100 MHz	11.0	-	22.5	ns
		100 MHz < CCLK \leq 180 MHz	11.0	-	22.5	ns

[1] Based on simulated values. V_{DD} = 2.7 V - 3.6 V.

12. Analog characteristics

12.1 BOD

Table 53. BOD static characteristics

 $T_{amb} = 25$ °C; based on characterization; not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th}	threshold voltage	interrupt level 0				
		assertion	1.5	-	1.63	V
		de-assertion	1.55	-	1.69	V
		reset level 0				
		assertion	1.5	-	1.62	V
		de-assertion	1.55	-	1.69	V
V _{th}	threshold voltage	interrupt level 1				
		assertion	1.54	-	1.68	V
		de-assertion	1.6	-	1.75	V
		reset level 1				
		assertion	1.55	-	1.68	V
		de-assertion	1.61	-	1.74	V
V _{th}	threshold voltage	interrupt level 2				
		assertion	1.79	-	1.95	V
		de-assertion	1.85	-	2.02	V
		reset level 2				
		assertion	2.04	-	2.21	V
		de-assertion	2.19	-	2.38	V
V _{th}	threshold voltage	interrupt level 3				
		assertion	2.62	-	2.86	V
		de-assertion	2.77	-	3.03	V
		reset level 3				
		assertion	2.62	-	2.85	V
		de-assertion	2.78	-	3.02	V

13.2 Standard I/O pin configuration

Figure 44 shows the possible pin modes for standard I/O pins:

- Digital output driver: enabled/disabled.
- Digital input: Pull-up enabled/disabled.
- Digital input: Pull-down enabled/disabled.
- Digital input: Repeater mode enabled/disabled.
- Z mode; High impedance (no cross-bar currents for floating inputs).

The default configuration for standard I/O pins is Z mode. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.



13.6 XTAL oscillator

In the XTAL oscillator circuit, only the crystal (XTAL) and the capacitances C_{X1} and C_{X2} need to be connected externally on XTALIN and XTALOUT. See Figure 47.



For best results, it is very critical to select a matching crystal for the on-chip oscillator. Load capacitance (CL), series resistance (RS), and drive level (DL) are important parameters to consider while choosing the crystal. After selecting the proper crystal, the external load capacitor C_{X1} and C_{X2} values can also be generally determined by the following expression:

 $C_{X1} = C_{X2} = 2C_L - (C_{Pad} + C_{Parasitic})$

Where:

C_L - Crystal load capacitance

C_{Pad} - Pad capacitance of the XTALIN and XTALOUT pins (~3 pF).

C_{Parasitic} – Parasitic or stray capacitance of external circuit.

Although C_{Parasitic} can be ignored in general, the actual board layout and placement of external components influences the optimal values of external load capacitors. Therefore, it is recommended to fine tune the values of external load capacitors on actual hardware board to get the accurate clock frequency. For fine tuning, measure the clock on the XTALOUT pin and optimize the values of external load capacitors for minimum frequency deviation.

13.6.1 XTAL Printed Circuit Board (PCB) design guidelines

- Connect the crystal and external load capacitors on the PCB as close as possible to the oscillator input and output pins of the chip.
- The length of traces in the oscillation circuit should be as short as possible and must not cross other signal lines.
- Ensure that the load capacitors CX1, CX2, and CX3, in case of third overtone crystal usage, have a common ground plane.
- Loops must be made as small as possible to minimize the noise coupled in through the PCB and to keep the parasitics as small as possible.
- Lay out the ground (GND) pattern under crystal unit.
- Do not lay out other signal lines under crystal unit for multi-layered PCB.

13.7 Suggested USB interface solutions

The USB device can be connected to the USB as self-powered device (see Figure 48) or bus-powered device (see Figure 49).

On the LPC546xx, the USB_VBUS pin is 5 V tolerant only when V_{DD} is applied and at operating voltage level. Therefore, if the USB_VBUS function is connected to the USB connector and the device is self-powered, the USB_VBUS pin must be protected for situations when V_{DD} = 0 V.

If V_{DD} is always at operating level while VBUS = 5 V, the USB_VBUS pin can be connected directly to the VBUS pin on the USB connector.

For systems where V_{DD} can be 0 V and VBUS is directly applied to the VBUS pin, precautions must be taken to reduce the voltage to below 3.6 V, which is the maximum allowable voltage on the USB_VBUS pin in this case.

One method is to use a voltage divider to connect the USB_VBUS pin to the VBUS on the USB connector. The voltage divider ratio should be such that the USB_VBUS pin is greater than 0.7 V_{DD} to indicate a logic HIGH while below the 3.6 V allowable maximum voltage.

For the following operating conditions

VBUS_{max} = 5.25 V V_{DD} = 3.6 V,

the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686 V.



Table 60.	Revision	history	continued
-----------	----------	---------	-----------

Document ID	Release date	Data sheet status	Change notice	Supersedes		
Modifications:	• Updated a feature in Section 7.17.8.2 "SPI serial I/O controller": Maximum data rate of 48 Mbit/s in master mode and 14 Mbit/s in slave mode for SPI functions. Was 71 Mbit/s in master mode.					
	 Updated Section 11.15 "SPI interfaces": the maximum supported bit rate for SPI master mode is 48 Mbit/s. Was 71 Mbit/s. 					
	 Updated ⁻ Z. Added specificati requires a this pin is to all func 	d Table 4 "Pin description": Changed restate state of PIO3_23 and PIO0_24 to d footnote True open-drain pin. I2C-bus pins compliant with the I2C-bus ation for I2C standard mode, I2C Fast-mode, and I2C Fast-mode Plus. The pins an external pull-up to provide output functionality. When power is switched off, is floating and does not disturb the I2C lines. Open-drain configuration applies another provide on this pin to PIO3_23 and PIO0_24.				
LPC546xx v.1.9	20171109	Product data sheet	-	LPC546xx v.1.8		
Modifications:	 Updated numbers: LPC54603 	Fable 1 "Ordering information" LPC54605J256BD100, LPC5 5J512ET100.	and Table 2 "Orde 54605J512BD100,	ering options". Added the part LPC54605J256ET100,		
LPC546xx v.1.8	20170614	Product data sheet	-	LPC546xx v.1.7		
Modifications:	Updated S	Section 13.7 "Suggested USE	interface solution	s". Removed the remark.		
	 Added LP 	C5462x device to the data sh	ieet.			
	 Updated Timer and digital peripherals of Section 2 "Features and benefits". 					
	 Updated \$ 7.18.3 "Ex 	Section 7.19.2 "SCTimer/PWN kternal memory controller".	M", Section 7.19.2	1 "Features" and Section		
	 Updated Figure 13 "Typical CoreMark score (iterations/s) vs. Frequency (MHz) from flash and SRAMX" and Figure 14 "CoreMark power consumption: typical mA/MHz vs. frequency (MHz) from flash and SRAMX". 					
	 Updated ⁻ "SPI dyna 45 "Dynar "USART of Table 51 " characteri ≤ 180 MH 	Table 42 "Dynamic characteris imic characteristics[1]", Table nic characteristics[1]", Table 4 dynamic characteristics[1]", Ta Dynamic characteristics: SD/ istics: LCD": replaced the con z	stics: I2S-bus inter 44 "Dynamic char 46 "Dynamic chara able 50 "Dynamic of MMC and SDIO", dition, CCLK > 10	face pins [1][4]", Table 43 acteristics: SPIFI[1]", Table acteristics[1]", Table 47 characteristics: Ethernet", and Table 52 "Dynamic 0 MHz with 100 MHz <cclk< td=""></cclk<>		
	 Updated Table 12 "General operating conditions". Added the condition, For O programming only to f_{clk}. 					
	 Added Remark to Section 7.24 "Code security (enhanced Code Read Protection - eCRP)". 					
	 Updated Table 19 "Typical peripheral power consumption[1][2]": added SYSOSC value. 					
	 Updated ⁻ 	Table 14 "CoreMark score[1]".				
	 Updated Table 15 "Static characteristics: Power consumption in active and sleep mode": I_{DD} supply current in Active mode: CoreMark code executed from flash. 					
	 Updated I flash and frequency 	 Updated Figure 13 "Typical CoreMark score (iterations/s) vs. Frequency (MHz) from flash and SRAMX" and Figure 14 "CoreMark power consumption: typical mA/MHz vs. frequency (MHz) from flash and SRAMX". 				
LPC546xx v.1.7	20170428	Product data sheet	-	LPC546xx v.1.6		
Modifications:	 Updated ⁻ 	Table 42 "Dynamic characteris	stics: I2S-bus inter	face pins [1][4]".		
 Updated Table 11 "Thermal resistance". 						
LPC546xx v.1.6		Product data sheet	-	LPC546xx v.1.5		
Modifications:	 Added TF 	BGA100 and LQFP100 pack	ages.	•		

```
LPC546xx
```

Document ID	Release date	Data sheet status	Change notice	Supersedes		
LPC546xx v.1.5	20170331	Product data sheet	-	LPC546xx v.1.4		
Modifications:	Updated Table 51 "Dynamic characteristics: SD/MMC and SDIO". The max clock frequency is 50 MHz.					
	 Updated Section 7.18.2 "SD/MMC card interface": Supports up to a maximum of 50 MHz of interface frequency. 					
	1]"					
	29 "I2S-bus timing (slave)".					
	2ET180 and					
	Added Se	ction 11.4 "Wake-up process"	-			
LPC546xx v.1.4	20170307	Product data sheet	-	LPC5460x v.1.3		
Modifications:	Changed	data sheet title to LPC546xx.				
	 Updated T power-dow deep-slee 	Table 16 "Static characteristics wn modes" and Table 17 "Stat p and deep power-down mod	s: Power consump tic characteristics: les".	tion in deep-sleep and deep Power consumption in		
LPC5460x v.1.3	20170224	Product data sheet	-	LPC5460x v.1.2		
Modifications:	 Removed 	S parts. Data sheet title rena	med to LPC5460x			
	 Removed AES-256 engine and SHA references throughout the document. 					
	 Security p 	eripherals renamed to Securi	ty features.			
	 Updated S 	Section 4 "Marking".				
	Updated S	Section 5 "Block diagram".				
	 Updated F 	Figure 6 "LPC546xx Memory	mapping".			
	 Updated Table 20 "Typical AHB/APB peripheral power consumption [3][4][5]". 					
LPC5460x v.1.2	20170206	Product data sheet	-	LPC5460x v.1.1		
Modifications: • Updated address range details and des 0xDFFF FFFF: See Table 7 "Memory u was 0x9000 0000 - 0x93 FFFF, now, 0x			scription of the add sage and details": (9000 0000 – 0x93	dress range: 0x8000 0000 to Static memory chip select: 3FF FFFF.		
	 Updated F 	Figure 8 "LPC5460x clock ger	neration".			
	 Updated Power control in Section 2 "Features and benefits": Ultra-low power Micro-tick Timer, running from the Watchdog oscillator that can be used to wake up the device from low power modes. 					
	 Updated T 	Table 4 "Pin description": PIO	0_26, USB0_IDVA	LUE, Type is Input (I).		
	Updated S	Section 7.18.1.1 "Features".				
	 Updated Table 31 "Dynamic characteristics of the PLL0[1]": Input frequency, F_{in}, Max value is 25 MHZ. 					
LPC5460x v.1.1	20170124	Product data sheet	-	LPC5460x v.1		

Table 60. Revision history ...continued