

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	H8/300H
Core Size	16-Bit
Speed	16MHz
Connectivity	SCI
Peripherals	PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3672fyiv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.3.2 Memory Data Formats

Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 (SP) is used as an address register to access the stack, the operand size should be word or longword.

Data Type	Address		Data I	Forma	at			
	[7		<u> </u>		0		
1-bit data	Address L	7 6	5 4	3 2	2 1	0		
Byte data	Address L M	ISB				LSB		
Word data	Address 2M M	ISB	1			LSB		
Longword data	Address 2N Address 2N+1	ISB						
	Address 2N+2							
	Address 2N+3					LSB		
		_		_				

Figure 2.6 Memory Data Formats



Instruction	n Size*	Function
BSET	В	$1 \rightarrow (\text{sbit-No.> of })$ Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	В	$0 \rightarrow (\text{sbit-No.} \text{ of } \text{})$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
BTST	В	¬ (<bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BAND	В	$C \land (of) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	В	$C \land \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BOR	В	$C \lor (\text{sbit-No.} \circ \text{f} (\text{EAd})) \to C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	В	$C \lor \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
Note: *	Refers to the	operand size.

 Table 2.6
 Bit Manipulation Instructions (1)

B: Byte



Instruction	Size	Function						
Bcc*	—	Branches to a specified address if a specified condition is true. The branching conditions are listed below.						
		Mnemonic	Description	Condition				
		BRA(BT)	Always (true)	Always				
		BRN(BF)	Never (false)	Never				
		BHI	High	$C \lor Z = 0$				
		BLS	Low or same	$C \lor Z = 1$				
		BCC(BHS)	Carry clear (high or same)	C = 0				
		BCS(BLO)	Carry set (low)	C = 1				
		BNE	Not equal	Z = 0				
		BEQ	Equal	Z = 1				
		BVC	Overflow clear	V = 0				
		BVS	Overflow set	V = 1				
		BPL	Plus	N = 0				
		BMI	Minus	N = 1				
		BGE	Greater or equal	$N \oplus V = 0$				
		BLT	Less than	$N \oplus V = 1$				
		BGT	Greater than	$Z \vee (N \oplus V) = 0$				
		BLE	Less or equal	$Z \vee (N \oplus V) = 1$				
JMP		Branches uncondit	ionally to a specified a	ddress.				
BSR		Branches to a sub	routine at a specified a	ddress.				
JSR	_	Branches to a sub	routine at a specified a	ddress.				
RTS		Returns from a sub	proutine					

Table 2.7Branch Instructions

Note: * Bcc is the general name for conditional branch instructions.



When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting the CPU of an interrupt. When this interrupt is accepted, the I bit is set to 1 in CCR. These interrupts can be masked by writing 0 to clear the corresponding enable bit.

3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described as follows.

- 1. If an interrupt occurs while the NMI or interrupt enable bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- 2. When multiple interrupt requests are generated, the interrupt controller requests to the CPU for the interrupt handling with the highest priority at that time according to table 3.1. Other interrupt requests are held pending.
- 3. The CPU accepts the NMI or address break without depending on the I bit value. Other interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
- 4. If the CPU accepts the interrupt after processing of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.2. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR will be restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handling-routine. Then a program starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip ROM and the stack area is in the on-chip RAM.

9.1.1 Port Mode Register 1 (PMR1)

PMR1 switches the functions of pins in port 1 and port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ3	0	R/W	P17/IRQ3/TRGV Pin Function Switch
				This bit selects whether pin P17/IRQ3/TRGV is used as P17 or as IRQ3/TRGV.
				0: General I/O port
				1: IRQ3/TRGV input pin
6	_	0	—	Reserved
5	—	0	—	These bits are always read as 0.
4	IRQ0	0	R/W	P14/IRQ0 Pin Function Switch
				This bit selects whether pin P14/ $\overline{IRQ0}$ is used as P14 or as $\overline{IRQ0}$.
				0: General I/O port
				1: IRQ0 input pin
3	_	1	—	Reserved
				This bit is always read as 1.
2	_	0	R/W	Reserved
				This bit must always be cleared to 0 (setting to 1 is disabled).
1	TXD	0	R/W	P22/TXD Pin Function Switch
				This bit selects whether pin P22/TXD is used as P22 or as TXD.
				0: General I/O port
				1: TXD output pin
0	_	0	—	Reserved
				These bits are always read as 0.

P55/WKP5/ADTRG pin

Register	PMR5	PCR5		
Bit Name	WKP5	PCR55	Pin Function	
Setting Value	0	0	P55 input pin	
		1	P55 output pin	
	1	Х	WKP5/ADTRG input pin	

Legend: X: Don't care.

P54/WKP4 pin

Register	PMR5	PCR5		
Bit Name	WKP4	PCR54	Pin Function	
Setting Value	0	0	P54 input pin	
		1	P54 output pin	
	1	Х	WKP4 input pin	
				-

Legend: X: Don't care.

P53/WKP3 pin

Register	PMR5	PCR5	
Bit Name	WKP3	PCR53	Pin Function
Setting Value	0	0	P53 input pin
		1	P53 output pin
	1	Х	WKP3 input pin

Legend: X: Don't care.

P52/WKP2 pin

Register	PMR5	PCR5		
Bit Name	WKP2	PCR52	Pin Function	
Setting Value	0	0	P52 input pin	
		1	P52 output pin	
	1	Х	WKP2 input pin	

Legend: X: Don't care.

9.5.2 Port Data Register 8 (PDR8)

Bit	Bit Name	Initial Value	R/W	Description
7	_	0		Reserved
6	—	0		
5	—	0	—	
4	P84	0	R/W	PDR8 stores output data for port 8 pins.
3	P83	0	R/W	If PDR8 is read while PCR8 bits are set to 1, the value
2	P82	0	R/W	stored in PDR8 is read. If PDR8 is read while PCR8 bits
1	P81	0	R/W	value stored in PDR8.
0	P80	0	R/W	

PDR8 is a general I/O port data register of port 8.

9.5.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

P84/FTIOD pin

Register	TIOR1			PCR8	
Bit Name	IOD2	IOD1	IOD0	PCR84	Pin Function
Setting Value	0	0	0	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin
	0	0	1	Х	FTIOD output pin
	0	1	Х	Х	FTIOD output pin
	1	Х	Х	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin

Legend: X: Don't care.



11.3.7 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable up-counter. The clock source is selected by bits CKS2 to CKS0 in TCRW. TCNT can be cleared to H'0000 through a compare match with GRA by setting the CCLR in TCRW to 1. When TCNT overflows (changes from H'FFFF to H'0000), the OVF flag in TSRW is set to 1. If OVIE in TIERW is set to 1 at this time, an interrupt request is generated. TCNT must always be read or written in 16-bit units; 8-bit access is not allowed. TCNT is initialized to H'0000 by a reset.

11.3.8 General Registers A to D (GRA to GRD)

Each general register is a 16-bit readable/writable register that can function as either an outputcompare register or an input-capture register. The function is selected by settings in TIOR0 and TIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TCNT value. When the two values match (a compare match), the corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this time, when IMIEA, IMIEB, IMIEC, or IMIED is set to 1. Compare match output can be selected in TIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TCNT value is stored in the general register. The corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-enable bit (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEA and BUFEB in TMRW.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD are initialized to H'FFFF by a reset.





Figure 11.12 PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)



Figure 11.16 shows the output compare timing.



Figure 11.16 Output Compare Output Timing

11.5.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TIOR0 and TIOR1. Figure 11.17 shows the timing when the falling edge is selected. The pulse width of the input capture signal must be at least two system clock (ϕ) cycles; shorter pulses will not be detected correctly.



Figure 11.17 Input Capture Input Signal Timing



Figure 11.25 Internal Clock Switching and TCNT Operation



Section 13 Serial Communication Interface 3 (SCI3)

Serial Communication Interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

Figure 13.1 shows a block diagram of the SCI3.

13.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the case of a framing error

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected

SCI0010A_000020020300





Figure 13.1 Block Diagram of SCI3



13.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input from the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

13.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores received data. When the SCI3 has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

13.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

13.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.



13.7 Interrupts

The SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 13.6 shows the interrupt sources.

Table 13.0 SCI3 Interrupt Requests	Table 13.6	SCI3 Interrupt Re	quests
------------------------------------	------------	-------------------	--------

Interrupt Requests	Abbreviation	Interrupt Sources
Receive Data Full	RXI	Setting RDRF in SSR
Transmit Data Empty	TXI	Setting TDRE in SSR
Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.



3. Logic instructions

				A Inst	ddro	essi tion	ng I Ler	Moc ngth	le a 1 (by	nd /tes)			No. of States ^{*1}						
	Mnemonic	perand Size	x	c	ERn	(d, ERn)	-ERn/@ERn+	aa	(d, PC)	Qaa		Operation	Condition Code		ormal	dvanced				
	1	0	ŧ	2	ø	ø	ø	B	ø	ø			Ι	н	N	z	V	С	ž	Ā
AND	AND.B #xx:8, Rd	В	2									$Rd8_{A} \# xx: 8 \to Rd8 \qquad \uparrow \uparrow \uparrow 0$		—	2	2				
	AND.B Rs, Rd	В		2								$Rd8 \land Rs8 \rightarrow Rd8$	—	—	\$	\$	0	-	2	2
	AND.W #xx:16, Rd	W	4									$Rd16^{#xx:16} \rightarrow Rd16$	—	—	\$	\$	0	-	4	1
	AND.W Rs, Rd	W		2								$Rd16 \land Rs16 \rightarrow Rd16$	—	—	\$	\$	0	—	2	2
	AND.L #xx:32, ERd	L	6									$ERd32_{\#xx:32} \rightarrow ERd32$ — —		—	\uparrow	\uparrow	0	-	6	3
	AND.L ERs, ERd	L		4								$ERd32_{A}ERs32 \to ERd32 1 1$		\$	0	-	4	1		
OR	OR.B #xx:8, Rd	В	2									$Rd8/#xx:8 \rightarrow Rd8$	—	—	\$	\$	0	—	2	2
	OR.B Rs, Rd	В		2								Rd8∕Rs8 → Rd8	—	—	\$	\$	0	—	2	2
	OR.W #xx:16, Rd	W	4									Rd16⁄#xx:16 → Rd16	—	—	\$	\$	0	—	4	1
	OR.W Rs, Rd	W		2								Rd16/Rs16 → Rd16	—	—	\$	\$	0	—	2	2
	OR.L #xx:32, ERd	L	6									$ERd32/#xx:32 \rightarrow ERd32$	—	—	\$	\$	0	—	6	3
	OR.L ERs, ERd	L		4								ERd32/ERs32 \rightarrow ERd32	\rightarrow ERd32 $ 1$ 1 0 $-$		—	4	1			
XOR	XOR.B #xx:8, Rd	В	2									Rd8⊕#xx:8 → Rd8	—	—	\$	\$	0) — 2		2
	XOR.B Rs, Rd	В		2								$Rd8 \oplus Rs8 \rightarrow Rd8$ —		—	\$	\$	0	—	2	2
	XOR.W #xx:16, Rd	W	4									Rd16⊕#xx:16 → Rd16	—	—	\$	\$	0	—	4	1
	XOR.W Rs, Rd	W		2								Rd16⊕Rs16 → Rd16	—	—	\$	\$	0	—	2	2
	XOR.L #xx:32, ERd	L	6									$ERd32 \oplus \#xx:32 \rightarrow ERd32$	—	—	\$	\$	0	—	6	
	XOR.L ERs, ERd	L		4								$ERd32{\oplus}ERs32 \to ERd32$	—	—	\$	\$	0	-	4	1
NOT	NOT.B Rd	В		2								$\neg \text{ Rd8} \rightarrow \text{ Rd8}$	_	—	\$	\$	0	-	2	2
	NOT.W Rd	W		2								\neg Rd16 \rightarrow Rd16	—	—	\$	\$	0	-	2	2
	NOT.L ERd	L		2								$\neg \text{ Rd32} \rightarrow \text{ Rd32}$	—	-	\$	\$	0	-	2	2

Instruct	ion cod	le: $\frac{1}{\text{AF}}$	t byte I AL	2nd by BH F	/te 3rc 3L CH	l byte CL	4th by DH D	L te		- Instru	ction w	hen mo	st signi	ficant bi	it of DF	H is 0.
									•	- Instru	ction w	/hen mo	st signi	ficant b	it of DF	His I.
CL AH ALBH BLCH	0	-	N	m	4	ى	ø	2	œ	σ	4	۵	U	_	ш	ш
01406										LDC STC		LDC STC		LDC STC		LDC STC
01C05	WULXS		WULXS													
01D05		DIVXS		DIVXS												
01 F06					OR	XOR	AND									
7Cr06*1				BTST												
7Cr07*1				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD								
7Dr06*1	BSET	BNOT	BCLR					BST BIST								
7Dr07*1	BSET	BNOT	BCLR													
7Eaa6*2				BTST												
7Eaa7*2				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD								
7Faa6*2	BSET	BNOT	BCLR					BST BIST								
7Faa7*2	BSET	BNOT	BCLR													
Notes: 1. 1 2. 8	r is the regi aa is the ab	ister design solute addr	ation field. ess field.													

Table A.2 Operation Code Map (3)

Rev.4.00 Nov. 02, 2005 Page 262 of 304 REJ09B0143-0400

RENESAS

Instruction	Mnemonic	Instruction Fetch I	Branch Addr Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SUBX	SUBX #xx:8, Rd	1					
	SUBX. Rs, Rd	1					
TRAPA	TRAPA #xx:2	2	1	2			4
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
	XOR.W #xx:16, Rd	2					
	XOR.W Rs, Rd	1					
	XOR.L #xx:32, ERd	3					
	XOR.L ERs, ERd	2					
XORC	XORC #xx:8, CCR	1					

Notes: 1. n:specified value in R4L and R4. The source and destination operands are accessed n+1 times respectively.

2. Cannot be used in this LSI.





Figure B.5 Port 2 Block Diagram (P22)



Item	Page	Revisions (See Manual for Details)					
Section 8 RAM	93	Note has b	een add	ed.			
Section 10 Timer V	120	Bit	Bit Nam	ne Desc	ription		
10.3.4 Timer		3	OS3	Outpu	It Select 3 and 2		
(TCSRV)		2 OS2 These bits select an or for the TMOV pin by th match of TCORB and		e bits select an outpute TMOV pin by the control of TCORB and TC	ut method compare NTV.		
				00: N	o change		
				01: 0	output		
				10: 1	output		
				11: O	utput toggles		
Section 12 Watchdog Timer	160	Bit	Bit Nam	ne Desc	ription		
12.2.1 Timer		4	TCSRW	E Timer	Control/Status Reg	ister WD	
WD (TCSRWD)				vviite	LIIADIE		
				·····			
Section 14 A/D Converter 14.3.1 A/D Data Registers A to D (ADDRA to ADDRD)	206	Therefore the upper I possible. A	byte acce byte first ADDR is i	ess to ADDI then the lov nitialized to	R should be done by ver one. Word acces H'0000.	r reading ss is also	
Section 17 Electrical	230			Applicable		Values	
Characteristics Table 17.2 DC		Item	Symbol	Pins	Test Condition	Min	
Characteristics (1)		Input high voltage	$V_{\rm IH}$	PB3 to PB0	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{cc} \times 0.7$	
						$V_{cc} \times 0.8$	
		Input low voltage	V _{IL}	RXD, P12 to P10, P17 to P14, P22 to P20,	$V_{\rm cc}$ = 4.0 V to 5.5 V	-0.3	
				P57 to P50,	-	-0.3	
				P76 to P74,			
				PB3 to PB0			



