

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product StatusActiveCore ProcessorH8/300HCore Size16-BitSpeed16MHzConnectivitySCIPeripheralsPWM, WDTNumber of I/O26Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEERPOM Size2Nufsze2Valdage - Supply (Vcc/Vdd)3V ~ 5.5VDataConvertersAD 4x10bOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSufface MountProface Package-8-LOFP (CA)Package / Case48-LOFP (7X7)Purchase UBLhttps://www.exfl.com/product-detail/renesa-electronics-america/hd64/3672/50/		
Core Size16-BitSpeed16MHzConnectivitySCIPeripheralsPWM, WDTNumber of I/O26Program Memory Size16KB (16K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K × 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LQFP (7x7)	Product Status	Active
Speed16MHzConnectivitySCIPeripheralsPWM, WDTNumber of I/O26Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LFQFP (7x7)	Core Processor	H8/300H
ConnectivitySCIConnectivitySCIPeripheralsPWM, WDTNumber of I/O26Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFP (7x7)	Core Size	16-Bit
PeripheralsPWM, WDTNumber of I/O26Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting Type8k-LQFPSupplier Device Package48-LQFP (7x7)	Speed	16MHz
Number of I/O26Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LQFP (7x7)	Connectivity	SCI
Program Memory Size16KB (16K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting Type8uface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	Peripherals	PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size2K × 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	Number of I/O	26
EEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	Program Memory Size	16KB (16K x 8)
RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LPGFP (7x7)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	EEPROM Size	-
Data ConvertersA/D 4x10bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	RAM Size	2K x 8
Oscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Operating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package48-LFQFP (7x7)	Data Converters	A/D 4x10b
Mounting Type Surface Mount Package / Case 48-LQFP Supplier Device Package 48-LFQFP (7x7)	Oscillator Type	Internal
Package / Case 48-LQFP Supplier Device Package 48-LFQFP (7x7)	Operating Temperature	-20°C ~ 75°C (TA)
Supplier Device Package 48-LFQFP (7x7)	Mounting Type	Surface Mount
	Package / Case	48-LQFP
Purchase URL https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3672fyv	Supplier Device Package	48-LFQFP (7x7)
	Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3672fyv

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.





Appendix B I/O Port Block Diagrams

	-	
Figure B.1	Port 1 Block Diagram (P17)	276
Figure B.2	Port 1 Block Diagram (P14)	277
Figure B.3	Port 1 Block Diagram (P16, P15, P12, P10)	278
Figure B.4	Port 1 Block Diagram (P11)	279
Figure B.5	Port 2 Block Diagram (P22)	280
	Port 2 Block Diagram (P21)	281
		282
Figure B.8	Port 5 Block Diagram (P57, P56)	283
Figure B.9	Port 5 Block Diagram (P55)	284
	Port 5 Block Diagram (P54 to P50)	285
Figure B.11	Port 7 Block Diagram (P76)	
Figure B.12	Port 7 Block Diagram (P75)	287
Figure B.13	Port 7 Block Diagram (P74)	
	Port 8 Block Diagram (P84 to P81)	289
-	Port 8 Block Diagram (P80)	
-	Port B Block Diagram (PB3 to PB0)	
-	,	

Appendix D Package Dimensions

Figure D.1	FP-64E Package Dimensions.	293
Figure D.2	FP-48F Package Dimensions	294
Figure D.3	FP-48B Package Dimensions	295



2.7 CPU States

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active mode. In the program halt state there are a sleep mode, and standby mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception processing, refer to section 3, Exception Handling.



Figure 2.11 CPU Operation States

RENESAS



Figure 2.12 State Transitions

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).

2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address or when a bit is directly manipulated for a port, because this may rewrite data of a bit other than the bit to be manipulated.



3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Relative Module	Exception Sources	Vector Number	Vector Address	Priority
RES pin	Reset	0	H'0000 to H'0001	High
Watchdog timer				↑
—	Reserved for system use	1 to 6	H'0002 to H'000D	
External interrupt pin	NMI	7	H'000E to H'000F	_
CPU	Trap instruction (#0)	8	H'0010 to H'0011	_
	(#1)	9	H'0012 to H'0013	_
	(#2)	10	H'0014 to H'0015	
	(#3)	11	H'0016 to H'0017	-
Address break	Break conditions satisfied	12	H'0018 to H'0019	-
CPU	Direct transition by executing the SLEEP instruction	13	H'001A to H'001B	_
External interrupt	IRQ0	14	H'001C to H'001D	_
pin	IRQ3	17	H'0022 to H'0023	_
	WKP	18	H'0024 to H'0025	-
_	Reserved for system use	20	H'0028 to H'0029	-
Timer W	Input capture A/compare match A Input capture B/compare match B Input capture C/compare match C Input capture D/compare match D Timer W overflow	21	H'002A to H'002B	
Timer V	Timer V compare match A Timer V compare match B Timer V overflow	22	H'002C to H'002D	_
SCI3	SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error	23	H'002E to H'002F	V
A/D converter	A/D conversion end	25	H'0032 to H'0033	Low

Table 3.1 Exception Sources and Vector Address

6.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the clock frequency set by the MA2 to MA0 bits in SYSCR2. CPU register contents are retained. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the requested interrupt is disabled in the interrupt enable register. a transition is made to subactive mode when the bit is 1.

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

6.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2–STS0 in SYSCR1 has elapsed, and interrupt exception handling starts. Standby mode is not cleared if the I bit of CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.3 Subsleep Mode

In subsleep mode, the system clock oscillator is halted, and operation of the CPU and on-chip peripheral modules is halted. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, the system clock oscillator starts to oscillate. Subsleep mode is cleared and an interrupt exception handling starts when the time set in bits STS2 to STS0 in SYSCR1 elapses. Subsleep mode is not cleared if the I bit of CCR is 1 or the interrupt is disabled in the interrupt enable bit.



10.4 Operation

10.4.1 Timer V Operation

- According to table 10.2, six internal/external clock signals output by prescaler S can be selected as the timer V operating clock signals. When the operating clock signal is selected, TCNTV starts counting-up. Figure 10.2 shows the count timing with an internal clock signal selected, and figure 10.3 shows the count timing with both edges of an external clock signal selected.
- 2. When TCNTV overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCRV0 will be set. The timing at this time is shown in figure 10.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.
- 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. The compare-match signal is generated in the last state in which the values match. Figure 10.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
- 4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSRV. Figure 10.6 shows the timing when the output is toggled by compare match A.
- 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 10.7 shows the timing.
- 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 10.8 shows the timing.
- 7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counting-up is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selected by TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.

10.5 Timer V Application Examples

10.5.1 Pulse Output with Arbitrary Duty Cycle

Figure 10.9 shows an example of output of pulses with an arbitrary duty cycle.

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORA.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 4. With these settings, a waveform is output without further software intervention, with a period determined by TCORA and a pulse width determined by TCORB.



Figure 10.9 Pulse Output Example





Figure 11.25 Internal Clock Switching and TCNT Operation



Bit	Bit Name	Initial Value	R/W	Description
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 13.6, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, the TEI interrupt request is enabled.
1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode:
				00: Internal baud rate generator
				01: Internal baud rate generator Outputs a clock of the same frequency as the bit rate from the SCK3 pin.
				 External clock Inputs a clock with a frequency 16 times the bit rate from the SCK3 pin.
				11: Reserved
				Clocked synchronous mode:
				00: Internal clock (SCK3 pin functions as clock output)
				01: Reserved
				 External clock (SCK3 pin functions as clock input)
				11: Reserved



Section 14 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to four analog input channels to be selected. The block diagram of the A/D converter is shown in figure 14.1.

14.1 Features

- 10-bit resolution
- Four input channels
- Conversion time: at least 4.4 µs per channel (at 16 MHz operation)
- Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Two conversion start methods
 - Software
 - External trigger signal
- Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated









Figure 14.5 A/D Conversion Accuracy Definitions (2)









Appendix A Instruction Set

A.1 Instruction List

Operand Notation

Symbol	Description
Rd	General (destination*) register
Rs	General (source*) register
Rn	General register*
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
_	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
V	Logical OR of the operands on both sides
\oplus	Logical exclusive OR of the operands on both sides
7	NOT (logical complement)
(), < >	Contents of operand
Note: Gen	eral registers include 8-bit registers (B0H to B7H and B0L to B7L) and 16-bit registers

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

						essi tion	•)								No. Stat	
	Mnemonic	Operand Size	×	-	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa		Operation	Condition Code			Normal	Advanced			
		ō	XX#	Rn	8	8	8	0	8	8			I	н	Ν	z	v	С	ž	Ă
BLD	BLD #xx:3, @ERd	В			4							(#xx:3 of @ERd) \rightarrow C	-	—	—	-	-	\$	6	6
	BLD #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) \rightarrow C	—	—	—	-	-	\$	6	
BILD	BILD #xx:3, Rd	В		2								\neg (#xx:3 of Rd8) \rightarrow C	—	—	—	—	-	\$	2	2
	BILD #xx:3, @ERd	В			4							¬ (#xx:3 of @ERd) → C	—	—	—	—	—	1	6	6
	BILD #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → C	—	—	—	—	—	\$	6	6
BST	BST #xx:3, Rd	В		2								$C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	—	-	-	2	2
	BST #xx:3, @ERd	В			4							$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—	-	-	8	3
BIST	BST #xx:3, @aa:8	В						4				$C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—	-	-	8	3
	BIST #xx:3, Rd	В		2								\neg C \rightarrow (#xx:3 of Rd8)	—	—	—	—	—	—	2	2
	BIST #xx:3, @ERd	В			4							\neg C \rightarrow (#xx:3 of @ERd24)	—	—	—	-	-	-	8	3
	BIST #xx:3, @aa:8	В						4				$\neg C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	-	-	-	8	3
BAND	BAND #xx:3, Rd	В		2								$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	-	-	\$	2	2
	BAND #xx:3, @ERd	В			4							$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—	-	\$	6	6
BIAND	BAND #xx:3, @aa:8	В						4				$C_{\wedge}(\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—	—	\$	6	6
	BIAND #xx:3, Rd	В		2								$C_{\wedge} \neg$ (#xx:3 of Rd8) $\rightarrow C$	—	—	—	—	—	\$	2	2
	BIAND #xx:3, @ERd	В			4							$C \land \neg$ (#xx:3 of @ERd24) $\rightarrow C$	—	—	—	—	—	\$	6	6
	BIAND #xx:3, @aa:8	В						4				$C_{\wedge} \neg$ (#xx:3 of @aa:8) $\rightarrow C$	—	—	—	—	—	\$	6	6
BOR	BOR #xx:3, Rd	В		2								C/(#xx:3 of Rd8) \rightarrow C	—	—	—	—	—	\$	2	2
	BOR #xx:3, @ERd	В			4							C/(#xx:3 of @ERd24) \rightarrow C	—	—	—	—	—	\$	6	6
	BOR #xx:3, @aa:8	В						4				C/(#xx:3 of @aa:8) \rightarrow C	—	—	—	—	—	\$	6	6
BIOR	BIOR #xx:3, Rd	В		2								C/ \neg (#xx:3 of Rd8) \rightarrow C	—	—	—	—	—	\$	2	2
	BIOR #xx:3, @ERd	В			4							C⁄ ¬ (#xx:3 of @ERd24) → C	_	—	—	—	—	\$	6	6
	BIOR #xx:3, @aa:8	в						4				C/¬ (#xx:3 of @aa:8) → C	—	—	—	_	-	\$	6	6
BXOR	BXOR #xx:3, Rd	в		2								C⊕(#xx:3 of Rd8) \rightarrow C	—	—	—	—	-	\$	2	2
	BXOR #xx:3, @ERd	в			4							C⊕(#xx:3 of @ERd24) → C	—	—	-	_	-	\$	6	6
	BXOR #xx:3, @aa:8	в						4				C⊕(#xx:3 of @aa:8) → C	—	—	—	—	-	\$	6	6
BIXOR	BIXOR #xx:3, Rd	в		2								C⊕ ¬ (#xx:3 of Rd8) \rightarrow C	_	—	-	-	-	\$	2	2
	BIXOR #xx:3, @ERd	в			4							C⊕ ¬ (#xx:3 of @ERd24) → C	—	—	-	-	-	\$	6	6
	BIXOR #xx:3, @aa:8	В						4				C⊕ ¬ (#xx:3 of @aa:8) → C	_	_	—	_	-	\$	6	6



8. Block transfer instructions

		Addressing Mode and Instruction Length (bytes))								No. Stat		
	Mnemonic		×		@ERn	@(d, ERn)	-ERn/@ERn+	@ aa	@(d, PC)	@aa		Operation	Condition Code							Advanced
		Operand	XX#	Rn	0	0	0	0	0	0	Ι		Т	н	Ν	z	۷	С	Normal	Ă
EEPMOV	EEPMOV. B										4	$\begin{array}{l} \text{if } \text{R4L} \neq 0 \text{ then} \\ \text{repeat} @\text{R5} \rightarrow @\text{R6} \\ & \text{R5+1} \rightarrow \text{R5} \\ & \text{R6+1} \rightarrow \text{R6} \\ & \text{R4L-1} \rightarrow \text{R4L} \\ \text{until} \qquad \text{R4L=0} \\ \text{else next} \end{array}$							8+ 4n ^{*2}	
	EEPMOV. W										4	$\begin{array}{l} \text{if } R4 \neq 0 \text{ then} \\ \text{repeat} @R5 \rightarrow @R6 \\ &R5+1 \rightarrow R5 \\ &R6+1 \rightarrow R6 \\ &R4-1 \rightarrow R4 \\ \text{until} \qquad R4=0 \\ \text{else next} \end{array}$							8+ 4n ^{*2}	

- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases see appendix A.3, Number of Execution States.
 - 2. n is the value set in register R4L or R4.
 - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (3) Retains its previous value when the result is zero; otherwise cleared to 0.
 - (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
 - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
 - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.





Figure B.15 Port 8 Block Diagram (P80)



Appendix C Product Code Lineup

Product T	уре		Product Code	Model Marking	Package Code
H8/3672	Flash memory Standard version product		HD64F3672FP	HD64F3672FP	LQFP-64 (FP-64E)
			HD64F3672FX	HD64F3672FX	LQFP-48 (FP-48F)
			HD64F3672FY	HD64F3672FY	LQFP-48 (FP-48B)
H8/3670	Flash memory version	Standard product	HD64F3672FP	HD64F3672FP	LQFP-64 (FP-64E)
			HD64F3670FX	HD64F3670FX	LQFP-48 (FP-48F)
_			HD64F3670FY	HD64F3670FY	LQFP-48 (FP-48B)



H8/3672 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0143-0400