

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 48MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART, USB                                     |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                |
| Number of I/O              | 34   |
| Program Memory Size        | 32KB (16K x 16)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 256 x 8  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V  |
| Data Converters            | A/D 13x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-TQFP  |
| Supplier Device Package    | 44-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4553-i-pt |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Pin Diagrams (Continued)



## **Table of Contents**

| 1.0   | Device Overview                                      | . 7 |
|-------|--|-----|
| 2.0   | 12-Bit Analog-to-Digital Converter (A/D) Module      | 21  |
| 3.0   | Special Features of the CPU                          | 31  |
| 4.0   | Electrical Characteristics                           | 33  |
| 5.0   | Packaging Information                                | 37  |
| Apper | ndix A: Revision History                             | 39  |
| Appei | ndix B: Device Differences                           | 39  |
| Apper | ndix C: Migration From Mid-Range to Enhanced Devices | 40  |
| Apper | ndix D: Migration From High-End to Enhanced Devices  | 40  |
| Index |  | 41  |
| The N | licrochip Web Site                                   | 43  |
| Custo | mer Change Notification Service                      | 43  |
| Custo | mer Support  | 43  |
| Read  | er Response  | 44  |
| Produ | er Response  | 45  |

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.


To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.



| Din Nama                                      | Pi        | n Numl | ber  | Pin                | Buffer                              | Description  |
|---|-----------|--------|------|--------------------|-------------------------------------|--|
| Pin Name                                      | PDIP      | QFN    | TQFP | Туре               | Туре                                | Description  |
|   |           |        |      |                    |                                     | PORTA is a bidirectional I/O port.   |
| RA0/AN0<br>RA0<br>AN0                         | 2         | 19     | 19   | I/O<br>I           | TTL<br>Analog                       | Digital I/O.<br>Analog input 0.  |
| RA1/AN1<br>RA1<br>AN1                         | 3         | 20     | 20   | I/O<br>I           | TTL<br>Analog                       | Digital I/O.<br>Analog input 1.  |
| RA2/AN2/Vref-/<br>CVref                       | 4         | 21     | 21   |                    |                                     |  |
| RA2<br>AN2<br>VREF-<br>CVREF                  |           |        |      | I/O<br>I<br>I<br>O | TTL<br>Analog<br>Analog<br>Analog   | Digital I/O.<br>Analog input 2.<br>A/D reference voltage (low) input.<br>Analog comparator reference output.         |
| RA3/AN3/VREF+<br>RA3<br>AN3<br>VREF+          | 5         | 22     | 22   | I/O<br>I<br>I      | TTL<br>Analog<br>Analog             | Digital I/O.<br>Analog input 3.<br>A/D reference voltage (high) input.   |
| RA4/T0CKI/C1OUT/<br>RCV                       | 6         | 23     | 23   |                    |                                     |  |
| RA4<br>T0CKI<br>C1OUT<br>RCV                  |           |        |      | I/O<br>I<br>O<br>I | ST<br>ST<br>—<br>TTL                | Digital I/O.<br>Timer0 external clock input.<br>Comparator 1 output.<br>External USB transceiver RCV input.          |
| RA5/AN4/ <del>SS</del> /<br>HLVDIN/C2OUT      | 7         | 24     | 24   |                    |                                     |  |
| RA5<br>AN4<br>SS<br>HLVDIN<br>C2OUT           |           |        |      | I/O<br>I<br>I<br>O | TTL<br>Analog<br>TTL<br>Analog<br>— | Digital I/O.<br>Analog input 4.<br>SPI slave select input.<br>High/Low-Voltage Detect input.<br>Comparator 2 output. |
| RA6   | —         | —      | —    | _                  | —                                   | See the OSC2/CLKO/RA6 pin.   |
| Legend: TTL = TTL c<br>ST = Schm<br>O = Outpu | itt Trigg |        |      | MOS le             |                                     | CMOS = CMOS compatible input or output<br>= Input<br>P = Power   |

#### PIC18E4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-3

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

| • QFN<br>38<br>39<br>40 | <b>TQFP</b><br>38<br>39<br>40 | Туре<br> /О<br> /О<br> /О<br> /О | Type<br>ST<br>TTL<br>ST<br>TTL  | Description           PORTD is a bidirectional I/O port or a Streaming           Parallel Port (SPP). PORTD can be software           programmed for internal weak pull-ups on all inputs.           These pins have TTL input buffers when the SPP           module is enabled.           Digital I/O.           Streaming Parallel Port data.           Digital I/O. |
|-------------------------|-------------------------------|----------------------------------|---|--|
| 39<br>40                | 39                            | I/O<br>I/O                       | TTL<br>ST   | Parallel Port (SPP). PORTD can be software<br>programmed for internal weak pull-ups on all inputs.<br>These pins have TTL input buffers when the SPP<br>module is enabled.<br>Digital I/O.<br>Streaming Parallel Port data.<br>Digital I/O.  |
| 39<br>40                | 39                            | I/O<br>I/O                       | TTL<br>ST   | Streaming Parallel Port data.<br>Digital I/O.  |
| 40                      |                               |                                  |   |  |
|                         | 40                            |                                  |   | Streaming Parallel Port data.  |
|                         |                               | 1/O<br>1/O                       | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.  |
| 41                      | 41                            | I/O<br>I/O                       | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.  |
| 2                       | 2                             | I/O<br>I/O                       | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.  |
| 3                       | 3                             | I/O<br>I/O<br>O                  | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.<br>ECCP1 PWM output, channel B.  |
| 4                       | 4                             | I/O<br>I/O<br>O                  | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.<br>ECCP1 PWM output, channel C.  |
| 5                       | 5                             | I/O<br>I/O<br>O                  | ST<br>TTL   | Digital I/O.<br>Streaming Parallel Port data.<br>ECCP1 PWM output, channel D.  |
|                         | 3<br>4<br>5<br>stible inpu    | 3 3<br>4 4<br>5 5                | 2 2 1/0<br>1/0<br>1/0<br>3 3<br>1/0<br>1/0<br>1/0<br>0<br>4 4<br>1/0<br>1/0<br>0<br>0<br>5 5<br>5<br>1/0<br>1/0<br>1/0<br>0<br>0<br>0<br>1/0<br>1/0<br>0<br>0<br>0<br>1/0<br>1/ | 2 2 10 ST<br>1/O ST<br>1/O ST<br>1/O TTL<br>3 3 3<br>1/O ST<br>1/O TTL<br>0<br>4 4 1/O ST<br>1/O ST<br>1/O TTL<br>0<br>5 5 1/O ST<br>1/O ST<br>1/O ST<br>1/O ST<br>1/O TTL<br>0  |

## TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

**3:** These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

| Din Nomo   | Pi         | n Numl          | ber   | Pin           | Buffer            | Description  |
|--|------------|-----------------|-------|---------------|-------------------|--|
| Pin Name   | PDIP       | QFN             | TQFP  | Туре          | Туре              | Description  |
|  | 8          | 25              | 25    |               |                   | PORTE is a bidirectional I/O port.   |
| RE0/AN5/CK1SPP<br>RE0<br>AN5<br>CK1SPP                   | 0          | 20              | 25    | I/O<br>I<br>O | ST<br>Analog<br>— | Digital I/O.<br>Analog input 5.<br>SPP clock 1 output.   |
| RE1/AN6/CK2SPP<br>RE1<br>AN6<br>CK2SPP                   | 9          | 26              | 26    | I/O<br>I<br>O | ST<br>Analog<br>— | Digital I/O.<br>Analog input 6.<br>SPP clock 2 output.   |
| RE2/AN7/OESPP<br>RE2<br>AN7<br>OESPP                     | 10         | 27              | 27    | I/O<br>I<br>O | ST<br>Analog<br>— | Digital I/O.<br>Analog input 7.<br>SPP output enable output.   |
| RE3  |            | _               | —     | _             | —                 | See MCLR/VPP/RE3 pin.  |
| Vss  | 12,<br>31  | 6, 30,<br>31    | 6, 29 | Ρ             | _                 | Ground reference for logic and I/O pins.   |
| Vdd  | 11, 32     | 7, 8,<br>28, 29 | 7, 28 | Ρ             | —                 | Positive supply for logic and I/O pins.  |
| Vusb   | 18         | 37              | 37    | O<br>P        | _                 | Internal USB transceiver power supply.<br>When the internal USB regulator is enabled, VUSB is<br>the regulator output.<br>When the internal USB regulator is disabled, VUSB<br>is the power input for the USB transceiver. |
| NC/ICCK/ICPGC <sup>(3)</sup><br>ICCK<br>ICPGC            | —          | _               | 12    | I/O<br>I/O    | ST<br>ST          | No Connect or dedicated ICD/ICSP™ port clock.<br>In-Circuit Debugger clock.<br>ICSP programming clock.   |
| NC/ICDT/ICPGD <sup>(3)</sup><br>ICDT<br>ICPGD            | -          |                 | 13    | I/O<br>I/O    | ST<br>ST          | No Connect or dedicated ICD/ICSP port clock.<br>In-Circuit Debugger data.<br>ICSP programming data.  |
| NC/ <u>ICRST</u> /ICVPP <sup>(3)</sup><br>ICRST<br>ICVPP | —          |                 | 33    | l<br>P        | _                 | No Connect or dedicated ICD/ICSP port Reset.<br>Master Clear (Reset) input.<br>Programming voltage input.  |
| NC/ICPORTS <sup>(3)</sup><br>ICPORTS                     | _          |                 | 34    | Р             |                   | No Connect or 28-pin device emulation.<br>Enable 28-pin device emulation when connected<br>to Vss.   |
| NC   | _          | 13              | _     |               |                   | No Connect.  |
| Legend: TTL = TTL of<br>ST = Schn<br>O = Outp            | nitt Trigg |                 |       | VOS le        |                   |  |

## TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

**3:** These pins are No Connect unless the <u>ICPRT</u> Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the <u>DEBUG</u> Configuration bit is cleared.

#### 2.0 **12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE**

The Analog-to-Digital (A/D) Converter module has 10 inputs for the 28-pin devices and 13 for the 40-pin and 44-pin devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins. The ADCON2 register, shown in Register 2-3, configures the A/D clock source, programmed acquisition time and justification.

| REGISTER 2-1: | ADCON0: A/D CONTROL REGISTER 0 |
|---------------|--------------------------------|
|               |                                |

| U-0          | U-0  | R/W-0  | R/W-0           | R/W-0            | R/W-0           | R/W-0           | R/W-0 |  |  |  |  |
|--------------|--|--|-----------------|------------------|-----------------|-----------------|-------|--|--|--|--|
| _            | _  | CHS3   | CHS2            | CHS1             | CHS0            | GO/DONE         | ADON  |  |  |  |  |
| bit 7        |  |  |                 |                  |                 |                 | bit 0 |  |  |  |  |
|              |  |  |                 |                  |                 |                 |       |  |  |  |  |
| Legend:      |  |  |                 |                  |                 |                 |       |  |  |  |  |
| R = Readab   |  | W = Writable   |                 | •                | mented bit, rea |                 |       |  |  |  |  |
| -n = Value a | it POR   | '1' = Bit is set   |                 | '0' = Bit is cle | eared           | x = Bit is unkn | own   |  |  |  |  |
| bit 7-6      | Unimplemen   | nted: Read as '  | 0'              |                  |                 |                 |       |  |  |  |  |
| bit 5-2      | CHS3:CHS0  | : Analog Chanr   | nel Select bits |                  |                 |                 |       |  |  |  |  |
|              | 0000 <b>= Cha</b> n  | -  |                 |                  |                 |                 |       |  |  |  |  |
|              | 0001 <b>= Chan</b>   | nel 1 (AN1)  |                 |                  |                 |                 |       |  |  |  |  |
|              | 0010 = Channel 2 (AN2)   |  |                 |                  |                 |                 |       |  |  |  |  |
|              | 0011 = Chan  |  |                 |                  |                 |                 |       |  |  |  |  |
|              | 0100 = Channel 4 (AN4)   |  |                 |                  |                 |                 |       |  |  |  |  |
|              | 0101 = Channel 5 (AN5) <sup>(1,2)</sup><br>0110 = Channel 6 (AN6) <sup>(1,2)</sup> |  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | inel 6 (AN6) <sup>(1,2</sup><br>inel 7 (AN7) <sup>(1,2</sup> |                 |                  |                 |                 |       |  |  |  |  |
|              | 1000 <b>= Cha</b> n  |  | ,               |                  |                 |                 |       |  |  |  |  |
|              | 1000 <b>– Cha</b> n  |  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | nel 10 (AN10)  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | nel 11 (AN11)  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | nel 12 AN12  |                 |                  |                 |                 |       |  |  |  |  |
|              | 1101 <b>= Unim</b>   | plemented <sup>(2)</sup>                                     |                 |                  |                 |                 |       |  |  |  |  |
|              | 1110 <b>= Unim</b>   |  |                 |                  |                 |                 |       |  |  |  |  |
|              | 1111 <b>= Unim</b>   | •  |                 |                  |                 |                 |       |  |  |  |  |
| bit 1        |  | VD Conversion  | Status bit      |                  |                 |                 |       |  |  |  |  |
|              | When ADON  |  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | ersion in progr  | ess             |                  |                 |                 |       |  |  |  |  |
|              | 0 = A/D Idle   |  |                 |                  |                 |                 |       |  |  |  |  |
| bit 0        | ADON: A/D (  |  |                 |                  |                 |                 |       |  |  |  |  |
|              |  | verter module is   |                 |                  |                 |                 |       |  |  |  |  |
|              |  | /erter module is   | haldesib s      |                  |                 |                 |       |  |  |  |  |

Performing a conversion on unimplemented channels will return a floating input measurement.

|                 | U-0   |   | R/W-   | 0  | R/W  | -0  | R/V   | V-0   | R   | /W <sup>(1)</sup>                              |   | R/W  | (1)  | R/   | W(1) |
|-----------------|---|---|--|--|--|---|---|---|---|--|---|--|--|--|------|
| _               | _   |   | VCFG   | 61   | VCF  | G0  | PCF   | -G3   | P   | CFG2   |   | PCFC   | G1   | PC   | FG0  |
| bit 7           |   |   |  |  |  |   |   |   |   |  |   |  |  |  | bi   |
| Legend:         |   |   |  |  |  |   |   |   |   |  |   |  |  |  |      |
| R = Readab      | le bit  | Ν   | / = Writ   | able bi  | t  |   | U = U   | nimple  | menteo  | d bit, re                                      | ead as                                    | '0'  |  |  |      |
| -n = Value a    | t POR   | '1  | ' = Bit i  | s set  |  |   | '0' = B   | it is cle   | eared   |  | <b>x</b> :                                | = Bit is                                       | s unkn   | lown   |      |
|                 |   |   |  |  |  |   |   |   |   |  |   |  |  |  |      |
| bit 7-6         | Unimplen  | nenteo  | I: Read  | <b>l as</b> '0'  |  |   |   |   |   |  |   |  |  |  |      |
| bit 5           | VCFG1: V  | /oltage   | Refere   | ence C   | onfigur  | ation   | bit (Vre  | EF- SOU   | rce)  |  |   |  |  |  |      |
|                 | 1 = VREF-   | (AN2)   |  |  |  |   |   |   |   |  |   |  |  |  |      |
|                 | 0 <b>= V</b> SS   |   |  |  |  |   |   |   |   |  |   |  |  |  |      |
| bit 4           | VCFG0: V  | -   |  | ence C   | onfigur  | ation   | bit (Vre  | F+ SOL  | urce)   |  |   |  |  |  |      |
|                 | 1 = VREF+<br>0 = VDD  | (AN3  | )  |  |  |   |   |   |   |  |   |  |  |  |      |
| <b>h</b> it 0 0 |   | 0500  |  |  |  |   | a a fir a la b  | :1  |   |  |   |  |  |  |      |
| bit 3-0         | PCFG3:P   | GFG0  | A/D P  |  | ingurat  | ion C   |   |   |   |  |   | 1  | 1  |  | 1    |
|                 | PCFG3:  | AN12  | AN11   | AN10   | 6  | 8   | AN7 <sup>(2)</sup>  | AN6 <sup>(2)</sup>                                  | AN5 <sup>(2)</sup>                                  | 4  | 3   | 2  | Ξ  | 9  | 1    |
|                 | PCFG0   | A   | A  | AA   | AN9  | AN8   | A   | A   | A   | AN4  | AN3                                       | AN2  | AN1  | ANO  | 1    |
|                 | <sub>0000</sub> (1)   | А   | Α  | Α  | Α  | Α   | Α   | Α   | Α   | Α  | Α   | Α  | Α  | А  | 1    |
|                 | 0001  | Α   | Α  | Α  | Α  | Α   | Α   | Α   | Α   | Α  | Α   | Α  | Α  | Α  | 1    |
|                 | 0010  | Α   | Α  | Α  | Α  | Α   | Α   | Α   | Α   | Α  | Α   | Α  | Α  | Α  | 1    |
|                 | 0010  |   |  |  |  |   |   |   |   |  |   |  |  |  |      |
|                 | 0011  | D   | Α  | Α  | Α  | Α   | Α   | Α   | Α   | Α  | Α   | Α  | Α  | Α  |      |
|                 |   | D<br>D  | A<br>D   | A<br>A   | A<br>A   | A<br>A  | A<br>A  | A<br>A  | A<br>A  | A<br>A   | A<br>A                                    | A<br>A   | A<br>A   | A<br>A   |      |
|                 | 0011  |   |  |  |  | A<br>A  | A<br>A  | A<br>A  | A<br>A  | A<br>A   | A<br>A                                    | A<br>A   | A<br>A   | A<br>A   |      |
|                 | 0011<br>0100<br>0101<br>0110  | D   | D<br>D<br>D  | Α  | A<br>A<br>D  | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A                                    | A<br>A<br>A                               | A<br>A<br>A                                    | A<br>A<br>A                                    | A<br>A<br>A                                    |      |
|                 | 0011<br>0100<br>0101  | D<br>D  | D<br>D   | A<br>D   | A<br>A   | A<br>A  | A<br>A  | A<br>A  | A<br>A  | A<br>A   | A<br>A                                    | A<br>A   | A<br>A   | A<br>A   |      |
|                 | 0011<br>0100<br>0101<br>0110  | D<br>D<br>D   | D<br>D<br>D  | A<br>D<br>D  | A<br>A<br>D  | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A   | A<br>A<br>A                                    | A<br>A<br>A                               | A<br>A<br>A                                    | A<br>A<br>A                                    | A<br>A<br>A                                    |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111(1)   | D<br>D<br>D<br>D  | D<br>D<br>D<br>D   | A<br>D<br>D<br>D   | A<br>A<br>D<br>D   | A<br>A<br>A<br>D                                    | A<br>A<br>A<br>A  | A<br>A<br>A<br>A                                    | A<br>A<br>A<br>A                                    | A<br>A<br>A<br>A                               | A<br>A<br>A<br>A                          | A<br>A<br>A<br>A<br>A<br>A                     | A<br>A<br>A<br>A                               | A<br>A<br>A<br>A                               |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111 <sup>(1)</sup><br>1000                             | D<br>D<br>D<br>D<br>D   | D<br>D<br>D<br>D<br>D<br>D<br>D                          | A<br>D<br>D<br>D   | A<br>D<br>D<br>D<br>D<br>D                               | A<br>A<br>D<br>D                                    | A<br>A<br>A<br>D<br>D<br>D<br>D   | A<br>A<br>A<br>A<br>A                               | A<br>A<br>A<br>A<br>A<br>D                          | A<br>A<br>A<br>A<br>A<br>A                     | A<br>A<br>A<br>A<br>A<br>A                | A<br>A<br>A<br>A<br>A<br>A                     | A<br>A<br>A<br>A<br>A<br>A                     | A<br>A<br>A<br>A<br>A                          |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111(1)<br>1000<br>1001<br>1010<br>1011                 | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                          | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D                               | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D                     | A<br>A<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>A<br>A<br>D<br>D<br>D<br>D<br>D                                    | A<br>A<br>A<br>A<br>D<br>D<br>D<br>D                | A<br>A<br>A<br>A<br>A<br>D<br>D                     | A<br>A<br>A<br>A<br>A<br>A<br>A<br>D           | A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A                | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111(1)<br>1000<br>1001<br>1010<br>1011<br>1100         | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D      | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>A<br>A<br>A<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>A<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>D      | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A      |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111(1)<br>1000<br>1001<br>1010<br>1011<br>1100<br>1101 | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>A<br>A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D | A<br>A<br>A<br>A<br>A<br>D<br>D<br>D<br>D<br>D<br>D | A<br>A<br>A<br>A<br>A<br>A<br>D<br>D<br>D<br>D | A<br>A<br>A<br>A<br>A<br>A<br>A<br>D<br>D | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>D | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A |      |
|                 | 0011<br>0100<br>0101<br>0110<br>0111(1)<br>1000<br>1001<br>1010<br>1011<br>1100         | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D      | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D<br>D                | A<br>A<br>A<br>A<br>D<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>D<br>D<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>A<br>D<br>D           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>D      | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A           | A<br>A<br>A<br>A<br>A<br>A<br>A<br>A<br>A      |      |

## REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1

- **Note 1:** The Reset value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
  - 2: AN5 through AN7 are available only on 40-pin and 44-pin devices.

| R/W-0                 | U-0   | R/W-0                       | R/W-0        | R/W-0                    | R/W-0            | R/W-0           | R/W-0 |
|-----------------------|---|-----------------------------|--------------|--------------------------|------------------|-----------------|-------|
| ADFM                  | _   | ACQT2                       | ACQT1        | ACQT0                    | ADCS2            | ADCS1           | ADCS0 |
| bit 7                 |   |                             |              |                          |                  |                 | bit ( |
| Logondi               |   |                             |              |                          |                  |                 |       |
| Legend:<br>R = Readab | le hit  | W = Writable                | hit          | U = Unimpler             | mented bit, read | 1 as '0'        |       |
| -n = Value a          |   | '1' = Bit is set            |              | '0' = Bit is cle         |                  | x = Bit is unkr | nown  |
| bit 7                 | <b>ADFM:</b> A/D R<br>1 = Right justi<br>0 = Left justifi   |                             | Select bit   |                          |                  |                 |       |
| bit 6                 | •   | eu<br><b>ted:</b> Read as ' | o <b>'</b>   |                          |                  |                 |       |
| bit 5-3               | -   | T0: A/D Acquis              |              | loct hits                |                  |                 |       |
|                       | 111 = 20 TAD<br>110 = 16 TAD<br>101 = 12 TAD<br>100 = 8 TAD<br>011 = 6 TAD<br>010 = 4 TAD<br>001 = 2 TAD<br>000 = 0 TAD <sup>(1</sup> ) | )                           |              |                          |                  |                 |       |
| bit 2-0               | 111 = Frc (cl<br>110 = Fosc/6<br>101 = Fosc/1<br>100 = Fosc/4   | 6<br>ock derived fro<br>2   | om A/D RC os | cillator) <sup>(1)</sup> |                  |                 |       |

### REGISTER 2-3: ADCON2: A/D CONTROL REGISTER 2

**Note 1:** If the A/D FRC clock source is selected, a delay of one TcY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The value in the ADRESH:ADRESL registers is unknown following Power-on and Brown-out Resets, and is not affected by any other Reset.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 2.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.


The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0 register)

- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared
    OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

### FIGURE 2-2: A/D TRANSFER FUNCTION





## 2.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

## 2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 13 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 2-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

## TABLE 2-1: TAD vs. DEVICE OPERATING FREQUENCIES

| A/D Clock Se      | A/D Clock Source (TAD) |                         |  |  |  |  |
|-------------------|------------------------|-------------------------|--|--|--|--|
| Operation         | ADCS2:ADCS0            | Maximum Fosc            |  |  |  |  |
| 2 Tosc            | 000                    | 2.50 MHz                |  |  |  |  |
| 4 Tosc            | 100                    | 5.00 MHz                |  |  |  |  |
| 8 Tosc            | 001                    | 10.00 MHz               |  |  |  |  |
| 16 Tosc           | 101                    | 20.00 MHz               |  |  |  |  |
| 32 Tosc           | 010                    | 40.00 MHz               |  |  |  |  |
| 64 Tosc           | 110                    | 48.00 MHz               |  |  |  |  |
| RC <sup>(1)</sup> | x11                    | 1.00 MHz <sup>(2)</sup> |  |  |  |  |

Note 1: The RC source has a typical TAD time of 2.5  $\mu$ s.

2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or a Fosc divider should be used instead; otherwise, the A/D accuracy specification may not be met.

## 2.6 A/D Conversions

Figure 2-4 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-5 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010', and selecting a 4 TAD acquisition time before the conversion starts.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TcY wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

| Note: | The GO/DONE bit should NOT be set in        |  |  |  |  |  |  |  |  |  |  |
|-------|---|--|--|--|--|--|--|--|--|--|--|
|       | the same instruction that turns on the A/D. |  |  |  |  |  |  |  |  |  |  |
|       | Code should wait at least 2 µs after        |  |  |  |  |  |  |  |  |  |  |
|       | enabling the A/D before beginning an        |  |  |  |  |  |  |  |  |  |  |
|       | acquisition and conversion cycle.           |  |  |  |  |  |  |  |  |  |  |


## 2.7 Discharge

The discharge phase is used to initialize the value of the holding capacitor. The array is discharged before every sample. This feature helps to optimize the unity gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

## FIGURE 2-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



### FIGURE 2-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



## 2.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (firmware must move ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

| Name                 | Bit 7                         | Bit 6                 | Bit 5        | Bit 4          | Bit 3              | Bit 2              | Bit 1              | Bit 0              | Reset<br>Values<br>on Page: |  |  |
|----------------------|-------------------------------|-----------------------|--------------|----------------|--------------------|--------------------|--------------------|--------------------|-----------------------------|--|--|
| INTCON               | GIE/GIEH                      | PEIE/GIEL             | TMR0IE       | INT0IE         | RBIE               | TMR0IF             | INT0IF             | RBIF               | (4)                         |  |  |
| PIR1                 | SPPIF <sup>(1)</sup>          | ADIF                  | RCIF         | TXIF           | SSPIF              | CCP1IF             | TMR2IF             | TMR1IF             | (4)                         |  |  |
| PIE1                 | SPPIE <sup>(1)</sup>          | ADIE                  | RCIE         | TXIE           | SSPIE              | CCP1IE             | TMR2IE             | TMR1IE             | (4)                         |  |  |
| IPR1                 | SPPIP <sup>(1)</sup>          | ADIP                  | RCIP         | TXIP           | SSPIP              | CCP1IP             | TMR2IP             | TMR1IP             | (4)                         |  |  |
| PIR2                 | OSCFIF                        | CMIF                  | USBIF        | EEIF           | BCLIF              | HLVDIF             | TMR3IF             | CCP2IF             | (4)                         |  |  |
| PIE2                 | OSCFIE                        | CMIE                  | USBIE        | EEIE           | BCLIE              | HLVDIE             | TMR3IE             | CCP2IE             | (4)                         |  |  |
| IPR2                 | OSCFIP                        | CMIP                  | USBIP        | EEIP           | BCLIP              | HLVDIP             | TMR3IP             | CCP2IP             | (4)                         |  |  |
| ADRESH               | A/D Result Register High Byte |                       |              |                |                    |                    |                    |                    |                             |  |  |
| ADRESL               | A/D Result                    | Register Lov          | w Byte       |                |                    |                    |                    |                    | (4)                         |  |  |
| ADCON0               | —                             | _                     | CHS3         | CHS2           | CHS1               | CHS0               | GO/DONE            | ADON               | 21                          |  |  |
| ADCON1               | _                             | _                     | VCFG1        | VCFG0          | PCFG3              | PCFG2              | PCFG1              | PCFG0              | 22                          |  |  |
| ADCON2               | ADFM                          | _                     | ACQT2        | ACQT1          | ACQT0              | ADCS2              | ADCS1              | ADCS0              | 23                          |  |  |
| PORTA                | _                             | RA6 <sup>(2)</sup>    | RA5          | RA4            | RA3                | RA2                | RA1                | RA0                | (4)                         |  |  |
| TRISA                | _                             | TRISA6 <sup>(2)</sup> | PORTA Da     | ta Direction ( | Control Reg        | ister              |                    |                    | (4)                         |  |  |
| PORTB                | RB7                           | RB6                   | RB5          | RB4            | RB3                | RB2                | RB1                | RB0                | (4)                         |  |  |
| TRISB                | PORTB Dat                     | a Direction (         | Control Regi | ster           |                    |                    |                    |                    | (4)                         |  |  |
| LATB                 | PORTB Dat                     | a Latch Reg           | ister (Read  | and Write to   | Data Latch)        | )                  |                    |                    | (4)                         |  |  |
| PORTE <sup>(1)</sup> | RDPU                          | —                     | _            |                | RE3 <sup>(3)</sup> | RE2 <sup>(1)</sup> | RE1 <sup>(1)</sup> | RE0 <sup>(1)</sup> | (4)                         |  |  |
| TRISE <sup>(1)</sup> | —                             | —                     | —            | —              | —                  | TRISE2             | TRISE1             | TRISE0             | (4)                         |  |  |
| LATE <sup>(1)</sup>  |                               |                       |              |                |                    | PORTE Da           | ta Latch Re        | gister             | (4)                         |  |  |

TABLE 2-2: REGISTERS ASSOCIATED WITH A/D OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are not implemented on 28-pin devices and are read as '0'.

2: RA6 and its associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

4: For these Reset values, see the "PIC18F2455/2550/4455/4550 Data Sheet".

### REGISTER 3-1: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2458/2553/4458/4553 DEVICES

| R  | R    | R                                  | R           | R               | R          | R    | R     |
|--|------|------------------------------------|-------------|-----------------|------------|------|-------|
| DEV2                                     | DEV1 | DEV0                               | REV4        | REV3            | REV2       | REV1 | REV0  |
| bit 7                                    |      |                                    |             |                 |            |      | bit 0 |
|  |      |                                    |             |                 |            |      |       |
| Legend:                                  |      |                                    |             |                 |            |      |       |
| R = Read-only bit P = Programmable bit   |      | U = Unimplemented bit, read as '0' |             |                 |            |      |       |
| -n = Value when device is unprogrammed   |      |                                    | u = Unchang | ed from progran | nmed state |      |       |
|  |      |                                    |             |                 |            |      |       |
| bit 7-5 <b>DEV2:DEV0:</b> Device ID bits |      |                                    |             |                 |            |      |       |
| See Register 3-2 for a complete listing. |      |                                    |             |                 |            |      |       |

|         | occ register o z for a complete listing.          |
|---------|---|
| bit 4-0 | REV3:REV0: Revision ID bits                       |
|         | The set bits and used to indicate the device set. |

These bits are used to indicate the device revision.

### REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2458/2553/4458/4553 DEVICES

| R     | R    | R    | R    | R    | R    | R    | R     |
|-------|------|------|------|------|------|------|-------|
| DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3  |
| bit 7 |      |      |      |      |      |      | bit 0 |

### Legend:

| R = Read-only bit                      | P = Programmable bit | U = Unimplemented bit, read as '0'  |
|--|----------------------|-------------------------------------|
| -n = Value when device is unprogrammed |                      | u = Unchanged from programmed state |

### bit 7-0 DEV10:DEV3: Device ID bits

| DEV10:DEV3<br>(DEVID2<7:0>) | DEV2:DEV0<br>(DEVID1<7:5>) | Device     |
|-----------------------------|----------------------------|------------|
| 0010 1010                   | 011                        | PIC18F2458 |
| 0010 1010                   | 010                        | PIC18F2553 |
| 0010 1010                   | 001                        | PIC18F4458 |
| 0010 1010                   | 000                        | PIC18F4553 |

## 4.0 ELECTRICAL CHARACTERISTICS


## Absolute Maximum Ratings (†)

| Ambient temperature under bias                               | 40°C to +125°C       |
|--|----------------------|
| Storage temperature  | 65°C to +150°C       |
| Voltage on any pin with respect to Vss (except VDD and MCLR) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss                           | -0.3V to +7.5V       |
| Voltage on MCLR with respect to Vss (Note 2)                 | 0V to +13.25V        |
| Total power dissipation (Note 1)                             | 1.0W                 |
| Maximum current out of Vss pin                               | 300 mA               |
| Maximum current into VDD pin                                 | 250 mA               |
| Input clamp current, Iк (Vi < 0 or Vi > VDD)                 | ±20 mA               |
| Output clamp current, loк (Vo < 0 or Vo > VDD)               | ±20 mA               |
| Maximum output current sunk by any I/O pin                   | 25 mA                |
| Maximum output current sourced by any I/O pin                | 25 mA                |
| Maximum current sunk by all ports                            | 200 mA               |
| Maximum current sourced by all ports                         | 200 mA               |

### **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \sum$ IOH} + $\sum$ {(VDD - VOH) x IOH} + $\sum$ (VOL x IOL)

**2:** Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.






FIGURE 4-2: PIC18LF2458/2553/4458/4553 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

## APPENDIX A: REVISION HISTORY

## Revision A (May 2007)

Original data sheet for the PIC18F2458/2553/4458/ 4553 devices.

## Revision B (June 2007)

Changes to Figure 4-2: PIC18LF2458/2553/4458/4553 Voltage-Frequency Graph (Industrial).

## **Revision C (October 2009)**

Removed "Preliminary" marking.

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

| Features                                 | PIC18F2458                  | PIC18F2553                  | PIC18F4458                               | PIC18F4553                               |
|--|-----------------------------|-----------------------------|--|--|
| Program Memory (Bytes)                   | 24576                       | 32768                       | 24576                                    | 32768                                    |
| Program Memory (Instructions)            | 12288                       | 16384                       | 12288                                    | 16384                                    |
| Interrupt Sources                        | 19                          | 19                          | 20                                       | 20                                       |
| I/O Ports                                | Ports A, B, C, (E)          | Ports A, B, C, (E)          | Ports A, B, C, D, E                      | Ports A, B, C, D, E                      |
| Capture/Compare/PWM Modules              | 2                           | 2                           | 1  | 1  |
| Enhanced Capture/Compare/<br>PWM Modules | 0                           | 0                           | 1  | 1  |
| Parallel Communications (SPP)            | No                          | No                          | Yes                                      | Yes                                      |
| 12-Bit Analog-to-Digital Module          | 10 Input Channels           | 10 Input Channels           | 13 Input Channels                        | 13 Input Channels                        |
| Packages                                 | 28-Pin SPDIP<br>28-Pin SOIC | 28-Pin SPDIP<br>28-Pin SOIC | 40-Pin PDIP<br>44-Pin TQFP<br>44-Pin QFN | 40-Pin PDIP<br>44-Pin TQFP<br>44-Pin QFN |

### TABLE B-1:DEVICE DIFFERENCES

## APPENDIX C: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442"*. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

## APPENDIX D: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*.

This Application Note is available as Literature Number DS00726.

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To:    | Technical Publications Manager           | Total Pages Sent                                      |
|--------|--|---|
| RE:    | Reader Response                          |   |
| From   | : Name                                   |   |
|        |  |   |
|        | Address                                  |   |
|        | City / State / ZIP / Country             |   |
|        | Telephone: ()                            | FAX: ()   |
| Appli  | ication (optional):                      |   |
| Wou    | ld you like a reply?YN                   |   |
| Devi   | ce: PIC18F2458/2553/4458/4553            | Literature Number: DS39887C                           |
| Ques   | stions:                                  |   |
| 1. V   | What are the best features of this doc   | ument?  |
| _      |  |   |
| _      |  |   |
| 2. H   | How does this document meet your ha      | ardware and software development needs?               |
| -      |  |   |
| -<br>- | De very find the expenientian of this de |   |
| 3. E   | Do you find the organization of this do  | cument easy to follow ? If hot, why?                  |
| -      |  |   |
| 4. V   | What additions to the document do yo     | ou think would enhance the structure and subject?     |
| _      |  |   |
| _      |  |   |
| 5. V   | What deletions from the document co      | uld be made without affecting the overall usefulness? |
| _      |  |   |
| -      |  |   |
| 6. I   | s there any incorrect or misleading in   | formation (what and where)?                           |
| -      |  |   |
|        | low would you improve this do            | 540   |
| 7. H   | How would you improve this documer       | ι <i>ι</i> (  |
| -      |  |   |
| -      |  |   |



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09