



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	R32C/100
Core Size	16/32-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I²C, IEBus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	120
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	63K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 34x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f64188dfd-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Central Processing Unit (CPU)

The CPU contains the registers shown below. There are two register banks each consisting of registers R2R0, R3R1, R6R4, R7R5, A0 to A3, SB, and FB.




Figure 2.1 CPU Registers



2.1 General Purpose Registers

2.1.1 Data Registers (R2R0, R3R1, R6R4, and R7R5)

These 32-bit registers are primarily used for transfers and arithmetic/logic operations. Each of the registers can be divided into upper and lower 16-bit registers, e.g. R2R0 can be divided into R2 and R0, R3R1 can be divided into R3 and R1, etc.

Moreover, data registers R2R0 and R3R1 can be divided into four 8-bit data registers: upper (R2H and R3H), mid-upper (R2L and R3L), mid-lower (R0H and R1H), and lower (R0L and R1L).

2.1.2 Address Registers (A0, A1, A2, and A3)

These 32-bit registers have functions similar to data registers. They are also used for address register indirect addressing and address register relative addressing.

2.1.3 Static Base Register (SB)

This 32-bit register is used for SB relative addressing.

2.1.4 Frame Base Register (FB)

This 32-bit register is used for FB relative addressing.

2.1.5 Program Counter (PC)

This 32-bit counter indicates the address of the instruction to be executed next.

2.1.6 Interrupt Vector Table Base Register (INTB)

This 32-bit register indicates the start address of a relocatable vector table.

2.1.7 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Two types of 32-bit stack pointers (SPs) are provided: user stack pointer (USP) and interrupt stack pointer (ISP).

Use the stack pointer select flag (U flag) to select either the user stack pointer (USP) or the interrupt stack pointer (ISP). The U flag is bit 7 in the flag register (FLG). Refer to 2.1.8 "Flag Register (FLG)" for details.

To minimize the overhead of interrupt sequence due to less memory access, set the user stack pointer (USP) or the interrupt stack pointer (ISP) to a multiple of 4.

2.1.8 Flag Register (FLG)

This 32-bit register indicates the CPU status.

2.1.8.1 Carry Flag (C flag)

This flag retains a carry, borrow, or shifted-out bit generated by the arithmetic logic unit (ALU).

2.1.8.2 Debug Flag (D flag)

This flag is only for debugging. Only set this bit to 0.

2.1.8.3 Zero Flag (Z flag)

This flag becomes 1 when the result of an operation is 0; otherwise it is 0.

2.1.8.4 Sign Flag (S flag)

This flag becomes 1 when the result of an operation is a negative value; otherwise it is 0.



4. Special Function Registers (SFRs)

SFRs are memory-mapped peripheral registers that control the operation of peripherals. Table 4.1 SFR List (1) to Table 4.53 SFR List (53) list the SFR details.

Address	Register	Symbol	Reset Value
000000h			
000001h			
000002h			
000003h			
000004h	Clock Control Register	CCR	0001 1000b
000005h			
000006h	Flash Memory Control Register	FMCR	0000 0001b
000007h	Protect Release Register	PRR	00h
000008h			
000009h			
00000Ah			
00000Bh			
00000Ch			
00000Dh			
00000Eh			
00000Fh			
000010h	External Bus Control Register 3/Flash Memory Rewrite Bus	EBC3/FEBC3	0000h
000011h	Control Register 3		
000012h	Chip Selects 2 and 3 Boundary Setting Register	CB23	00h
000013h			
000014h	External Bus Control Register 2	EBC2	0000h
000015h			
000016h	Chip Selects 1 and 2 Boundary Setting Register	CB12	00h
000017h			
000018h	External Bus Control Register 1	EBC1	0000h
000019h			
00001Ah	Chip Selects 0 and 1 Boundary Setting Register	CB01	00h
00001Bh			
	External Bus Control Register 0/Flash Memory Rewrite Bus	EBC0/FEBC0	0000h
	Control Register 0		
00001Eh	Peripheral Bus Control Register	PBC	0504h
00001Fh	-		
000020h to			
00005Fh			

Table 4.1 SFR List (1)

X: Undefined



Table 4.13	SFR List (13)
------------	---------------

Address	Register	Symbol	Reset Value
000320h			
000321h			
000322h			
000323h			
000324h	UART3 Special Mode Register 4	U3SMR4	00h
000325h	UART3 Special Mode Register 3	U3SMR3	00h
	UART3 Special Mode Register 2	U3SMR2	00h
000327h	UART3 Special Mode Register	U3SMR	00h
000328h	UART3 Transmit/Receive Mode Register	U3MR	00h
000329h	UART3 Bit Rate Register	U3BRG	XXh
00032Ah	UART3 Transmit Buffer Register	U3TB	XXXXh
00032Bh			
00032Ch	UART3 Transmit/Receive Control Register 0	U3C0	0000 1000b
00032Dh	UART3 Transmit/Receive Control Register 1	U3C1	0000 0010b
	UART3 Receive Buffer Register	U3RB	XXXXh
00032Fh			
000330h			
000331h			
000332h			
000333h			
000334h	UART2 Special Mode Register 4	U2SMR4	00h
	UART2 Special Mode Register 3	U2SMR3	00h
	UART2 Special Mode Register 2	U2SMR2	00h
	UART2 Special Mode Register	U2SMR	00h
	UART2 Transmit/Receive Mode Register	U2MR	00h
	UART2 Bit Rate Register	U2BRG	XXh
	UART2 Transmit Buffer Register	U2TB	XXXXh
00033Bh	•		
	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
	UART2 Receive Buffer Register	U2RB	XXXXh
00033Fh	•		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	Count Start Register	TABSR	0000 0000b
	Clock Prescaler Reset Register	CPSRF	0XXX XXXXb
	One-shot Start Register	ONSF	0000 0000b
	Trigger Select Register	TRGSR	0000 0000b
	Increment/Decrement Select Register	UDF	0000 0000b
000345h			
	Timer A0 Register	TA0	XXXXh
000340h			
	Timer A1 Register	TA1	XXXXh
000348h			
	Timer A2 Register	TA2	XXXXh
00034An			^^^^
		TA2	VVVVh
	Timer A3 Register	TA3	XXXXh
00034Dh			VVVVh
	Timer A4 Register	TA4	XXXXh
00034Fh			



Table 4.19	SFR List (19)
------------	---------------

Address	Register	Symbol	Reset Value
040030h to			
04003Fh			
040040h			
040041h			
040042h			
040043h			
040044h	Processor Mode Register 0 ⁽¹⁾	PM0	1000 0000b (CNVSS pin = Low) 0000 0011b (CNVSS pin = High)
040045h			
040046h	System Clock Control Register 0	CM0	0000 1000b
040047h	System Clock Control Register 1	CM1	0010 0000b
	Processor Mode Register 3	PM3	00h
040049h	•		
04004Ah	Protect Register	PRCR	XXXX X000b
04004Bh	-		
	Protect Register 3	PRCR3	0000 0000b
	Oscillator Stop Detection Register	CM2	00h
04004Eh		0.012	
04004Eh			
040050h			
040050h			
040051h 040052h			
		DMO	006
	Processor Mode Register 2	PM2 CSOP0	00h
	Chip Select Output Pin Setting Register 0		1000 XXXXb
	Chip Select Output Pin Setting Register 1	CSOP1	01X0 XXXXb
	Chip Select Output Pin Setting Register 2	CSOP2	XXXX 0000b
040057h			
040058h			
040059h			
	Low Speed Mode Clock Control Register	CM3	XXXX XX00b
04005Bh			
04005Ch			
04005Dh			
04005Eh			
04005Fh			
040060h	Voltage Regulator Control Register	VRCR	0000 0000b
040061h			
040062h	Low Voltage Detector Control Register	LVDC	0000 XX00b
040063h			
	Detection Voltage Configuration Register	DVCR	0000 XXXXb
040065h			
040066h			
040067h			
040068h to			
040093h			
X: Undefine			

Blanks are reserved. No access is allowed.

Note:

1. The value in the PM0 register is retained even after a software reset or watchdog timer reset.



Table 4.20	51 K LISt (20)		
Address	Register	Symbol	Reset Value
047860h	CAN1 Mailbox 6: Message Identifier	C1MB6	XXXX XXXXh
047861h			
047862h			
047863h			
047864h			
047865h	CAN1 Mailbox 6: Data Length		XXh
047866h	CAN1 Mailbox 6: Data Field		XXXX XXXX
047867h			XXXX XXXXh
047868h			
047869h			
04786Ah			
04786Bh			
04786Ch			
04786Dh			
	CAN1 Mailbox 6: Time Stamp		XXXXh
04786Fh			
	CAN1 Mailbox 7: Message Identifier	C1MB7	XXXX XXXXh
047871h	-		
047872h			
047873h			
047874h			
	CAN1 Mailbox 7: Data Length		XXh
	CAN1 Mailbox 7: Data Field		XXXX XXXX
047877h			XXXX XXXXh
047878h			
047879h			
04787Ah			
04787Bh			
04787Ch			
04787Dh			
	CAN1 Mailbox 7: Time Stamp		XXXXh
04787Fh			7000 M
	CAN1 Mailbox 8: Message Identifier	C1MB8	XXXX XXXXh
047881h	•		7000070000m
047882h			
047883h			
047884h			
	CAN1 Mailbox 8: Data Length		XXh
	CAN1 Mailbox 8: Data Field		XXXX XXXX
047887h			XXXX XXXXh
047888h			
047889h			
04788Ah			
04788Ah			
04788Bh 04788Ch			
04788Dh			VVVVh
	CAN1 Mailbox 8: Time Stamp		XXXXh
04788Fh X: Undefine			



Address	Register	Symbol	Reset Value
	CAN1 Mailbox 27: Message Identifier	C1MB27	XXXX XXXXh
0479B1h	-		
0479B2h			
0479B3h			
0479B4h			
0479B5h	CAN1 Mailbox 27: Data Length		XXh
	CAN1 Mailbox 27: Data Field		XXXX XXXX
0479B7h			XXXX XXXXh
0479B8h			
0479B9h			
0479BAh			
0479BBh			
0479BCh			
0479BDh			
0479BEh	CAN1 Mailbox 27: Time Stamp		XXXXh
0479BFh			
0479C0h	CAN1 Mailbox 28: Message Identifier	C1MB28	XXXX XXXXh
0479C1h			
0479C2h			
0479C3h			
0479C4h			
	CAN1 Mailbox 28: Data Length		XXh
	CAN1 Mailbox 28: Data Field		XXXX XXXX
0479C7h			XXXX XXXXh
0479C8h			
0479C9h			
0479CAh			
0479CBh			
0479CCh 0479CDh			
	CAN1 Mailbox 28: Time Stamp		XXXXh
0479CEN 0479CFh			
	CAN1 Mailbox 29: Message Identifier	C1MB29	XXXX XXXXh
0479D1h		C INID23	
0479D2h			
0479D3h			
0479D4h			
	CAN1 Mailbox 29: Data Length		XXh
	CAN1 Mailbox 29: Data Field	_	XXXX XXXX
0479D7h			XXXX XXXXh
0479D8h			
0479D9h			
0479DAh	1		
0479DBh			
0479DCh	1		
0479DDh	1		
0479DEh	CAN1 Mailbox 29: Time Stamp	1	XXXXh
0479DFh			

Table 4.35SFR List (35)

X: Undefined



Address	Register	Symbol	Reset Value
	CAN0 Mailbox 15: Message Identifier	C0MB15	XXXX XXXXh
	-	COMBIS	
047CF1h			
047CF2h			
047CF3h			
047CF4h			
	CAN0 Mailbox 15: Data Length		XXh
	CAN0 Mailbox 15: Data Field		XXXX XXXX
047CF7h			XXXX XXXXh
047CF8h			
047CF9h			
047CFAh			
047CFBh			
047CFCh			
047CFDh			
	CAN0 Mailbox 15: Time Stamp		XXXXh
047CFFh			
	CAN0 Mailbox 16: Message Identifier	C0MB16	XXXX XXXXh
047D01h			
047D02h			
047D03h			
047D04h			
	CAN0 Mailbox 16: Data Length		XXh
	CAN0 Mailbox 16: Data Field		XXXX XXXX
047D07h			XXXX XXXXh
047D08h			
047D09h			
047D0Ah			
047D0Bh			
047D0Ch			
047D0Dh			
047D0Eh	CAN0 Mailbox 16: Time Stamp		XXXXh
047D0Fh			
047D10h	CAN0 Mailbox 17: Message Identifier	C0MB17	XXXX XXXXh
047D11h			
047D12h			
047D13h			
047D14h			
	CAN0 Mailbox 17: Data Length		XXh
	CAN0 Mailbox 17: Data Field		XXXX XXXX
047D17h			XXXX XXXXh
047D18h			
047D19h			
047D1Ah			
047D1Bh			
047D1Ch			
047D1Dh			
	CAN0 Mailbox 17: Time Stamp		XXXXh
047D1Fh	•		

Table 4.45SFR List (45)



Address	Register	Symbol	Reset Value
	CAN0 Mailbox 21: Message Identifier	C0MB21	XXXX XXXXh
047D51h	-		
047D52h			
047D53h			
047D54h			
	CAN0 Mailbox 21: Data Length		XXh
	CAN0 Mailbox 21: Data Field		XXXX XXXX
047D57h			XXXX XXXXh
047D58h			
047D59h			
047D5Ah			
047D5Bh			
047D5Ch			
047D5Dh			
047D5Eh	CAN0 Mailbox 21: Time Stamp		XXXXh
047D5Fh			
047D60h	CAN0 Mailbox 22: Message Identifier	C0MB22	XXXX XXXXh
047D61h			
047D62h			
047D63h			
047D64h			
	CAN0 Mailbox 22: Data Length		XXh
	CAN0 Mailbox 22: Data Field		XXXX XXXX
047D67h			XXXX XXXXh
047D68h			
047D69h			
047D6Ah			
047D6Bh			
047D6Ch			
047D6Dh			
	CAN0 Mailbox 22: Time Stamp		XXXXh
047D6Fh		00047500	
	CAN0 Mailbox 23: Message Identifier	C0MB23	XXXX XXXXh
047D71h			
047D72h			
047D73h			
047D74h			VVb
	CANO Mailbox 23: Data Length		XXh
047D76h 047D77h	CAN0 Mailbox 23: Data Field		XXXX XXXX XXXX XXXXh
047D77h 047D78h			
047D78h 047D79h			
047D79h 047D7Ah			
047D7An 047D7Bh			
047D7Bh 047D7Ch			
047D7Ch 047D7Dh			
	CAN0 Mailbox 23: Time Stamp		XXXXh
047D7En	•		

Table 4.47SFR List (47)

X: Undefined



Address	Register	Symbol	Reset Value
047DB0h	CAN0 Mailbox 27: Message Identifier	C0MB27	XXXX XXXXh
047DB1h			
047DB2h			
047DB3h			
047DB4h			
047DB5h	CAN0 Mailbox 27: Data Length		XXh
047DB6h	CAN0 Mailbox 27: Data Field		XXXX XXXX
047DB7h			XXXX XXXXh
047DB8h			
047DB9h			
047DBAh			
047DBBh			
047DBCh			
047DBDh			
047DBEh	CAN0 Mailbox 27: Time Stamp		XXXXh
047DBFh			
047DC0h	CAN0 Mailbox 28: Message Identifier	C0MB28	XXXX XXXXh
047DC1h			
047DC2h			
047DC3h			
047DC4h			
	CAN0 Mailbox 28: Data Length		XXh
	CAN0 Mailbox 28: Data Field		XXXX XXXX
047DC7h			XXXX XXXXh
047DC8h			
047DC9h			
047DCAh			
047DCBh			
047DCCh			
047DCDh			
	CAN0 Mailbox 28: Time Stamp		XXXXh
047DCFh			
	CAN0 Mailbox 29: Message Identifier	C0MB29	XXXX XXXXh
047DD1h			
047DD2h			
047DD3h			
047DD4h			
	CAN0 Mailbox 29: Data Length		XXh
	CAN0 Mailbox 29: Data Field		XXXX XXXX
047DD7h			XXXX XXXXh
047DD8h			
047DD9h			
047DDAh			
047DDBh			
047DDCh			
047DDDh			
	CAN0 Mailbox 29: Time Stamp		XXXXh
047DDFh	ļ		

Table 4.49SFR List (49)



Table 4.52	SFR List (52)
------------	---------------

Address	Register	Symbol	Reset Value
	CAN0 Message Control Register 0	COMCTLO	00h
	CAN0 Message Control Register 1	C0MCTL1	00h
047F22h	CAN0 Message Control Register 2	C0MCTL2	00h
047F23h	CAN0 Message Control Register 3	C0MCTL3	00h
047F24h	CAN0 Message Control Register 4	C0MCTL4	00h
047F25h	CAN0 Message Control Register 5	C0MCTL5	00h
047F26h	CAN0 Message Control Register 6	C0MCTL6	00h
047F27h	CAN0 Message Control Register 7	C0MCTL7	00h
047F28h	CAN0 Message Control Register 8	C0MCTL8	00h
047F29h	CAN0 Message Control Register 9	C0MCTL9	00h
047F2Ah	CAN0 Message Control Register 10	C0MCTL10	00h
047F2Bh	CAN0 Message Control Register 11	C0MCTL11	00h
047F2Ch	CAN0 Message Control Register 12	C0MCTL12	00h
047F2Dh	CAN0 Message Control Register 13	C0MCTL13	00h
047F2Eh	CAN0 Message Control Register 14	C0MCTL14	00h
	CAN0 Message Control Register 15	C0MCTL15	00h
047F30h	CAN0 Message Control Register 16	C0MCTL16	00h
047F31h	CAN0 Message Control Register 17	C0MCTL17	00h
047F32h	CAN0 Message Control Register 18	C0MCTL18	00h
047F33h	CAN0 Message Control Register 19	C0MCTL19	00h
047F34h	CAN0 Message Control Register 20	C0MCTL20	00h
	CAN0 Message Control Register 21	C0MCTL21	00h
	CAN0 Message Control Register 22	C0MCTL22	00h
	CAN0 Message Control Register 23	C0MCTL23	00h
	CAN0 Message Control Register 24	C0MCTL24	00h
047F39h	CAN0 Message Control Register 25	C0MCTL25	00h
	CAN0 Message Control Register 26	C0MCTL26	00h
047F3Bh	CAN0 Message Control Register 27	C0MCTL27	00h
	CAN0 Message Control Register 28	C0MCTL28	00h
	CAN0 Message Control Register 29	C0MCTL29	00h
	CAN0 Message Control Register 30	C0MCTL30	00h
047F3Fh	CAN0 Message Control Register 31	C0MCTL31	00h



Table 4.53	SFR List (53)
------------	---------------

Address	Register	Symbol	Reset Value
047F40h	CAN0 Control Register	COCTLR	0000 0101b
047F41h			0000 0000b
047F42h	CAN0 Status Register	COSTR	0000 0101b
047F43h			0000 0000b
047F44h	CAN0 Bit Configuration Register	COBCR	00 0000h
047F45h			
047F46h			
	CAN0 Clock Select Register	COCLKR	000X 0000b
	CAN0 Receive FIFO Control Register	CORFCR	1000 0000b
	CAN0 Receive FIFO Pointer Control Register	CORFPCR	XXh
	CAN0 Transmit FIFO Control Register	C0TFCR	1000 0000b
047F4Bh	CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	XXh
	CAN0 Error Interrupt Enable Register	COEIER	00h
	CAN0 Error Interrupt Factor Judge Register	COEIFR	00h
	CAN0 Receive Error Count Register	CORECR	00h
	CAN0 Transmit Error Count Register	COTECR	00h
	CAN0 Error Code Store Register	COECSR	00h
	CAN0 Channel Search Support Register	COCSSR	XXh
	CAN0 Mailbox Search Status Register	COMSSR	1000 0000b
	CAN0 Mailbox Search Mode Register	COMSMR	0000 0000b
047F54h	CAN0 Time Stamp Register	COTSR	0000h
047F55h			
	CAN0 Acceptance Filter Support Register	COAFSR	XXXXh
047F57h			
	CAN0 Test Control Register	COTCR	00h
047F59h			
047F5Ah			
047F5Bh			
047F5Ch			
047F5Dh			
047F5Eh			
047F5Fh			
047F60h to			
047FFFh			
048000h to			
04FFFFh			



Table 5.12Electrical Characteristics of Oscillator $(V_{eq} = 3.0 \text{ to } 5.5 \text{ V})$ $V_{eq} = 0.0 \text{ and } T = T$

(V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol Characteristics	Characteristics	Measurement	Value			Unit
	Condition	Min.	Тур.	Max.	Onit	
f _{SO(PLL)}	PLL clock self-oscillation frequency		35	50	65	MHz
t _{LOCK(PLL)}	PLL lock time ⁽¹⁾				1	ms
t _{jitter(p-p)}	PLL jitter period (p-p)				2.0	ns
f _(OCO)	On-chip oscillator frequency		62.5	125	250	kHz

Note:

1. This value is applicable only when the main clock oscillation is stable.

Table 5.13Electrical Characteristics of Clock Circuitry
 $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ and } \text{T}_{a} = \text{T}_{opr}, \text{ unless otherwise noted})$

Symbol Characteristics	Characteristics	Measurement	Value			Unit
	Characteristics	Condition	Min.	Тур.	Max.	Unit
t _{rec(WAIT)}	Recovery time from wait mode to low power mode				225	μs
t _{rec(STOP)}	Recovery time from stop mode ⁽¹⁾				225	μs

Note:

1. The recovery time from stop mode does not include the main clock oscillation stabilization time. The CPU starts operating before the oscillator is stabilized.

t _{rec(WAIT)} Recovery time from wait mode to low power mode	Interrupt for exiting wait mode Sub clock oscillator output On-chip oscillator output CPU clock	
t _{rec(STOP)} Recovery time from stop mode	Interrupt for exiting stop mode Main clock oscillator output On-chip oscillator output CPU clock	

Figure 5.4 Clock Circuit Timing



V_{CC} = 5 V

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 5.27	Timer B Input (counting input in event counter mode)
------------	--

Symbol	Characteristic		Value	
Symbol	Characteristic	Min.	Max.	Unit
t _{c(TB)}	TBiIN input clock cycle time (one edge counting)	200		ns
t _{w(TBH)}	TBiIN input high level pulse width (one edge counting)	80		ns
t _{w(TBL)}	TBiIN input low level pulse width (one edge counting)	80		ns
t _{C(TB)}	TBiIN input clock cycle time (both edges counting)	200		ns
t _{w(TBH)}	TBiIN input high level pulse width (both edges counting)	80		ns
t _{w(TBL)}	TBiIN input low level pulse width (both edges counting)	80		ns

Table 5.28 Timer B Input (pulse period measure mode)

Symbol	Characteristic	Value		Unit
Symbol	Symbol Characteristic		Max.	Unit
t _{c(TB)}	TBiIN input clock cycle time	400		ns
t _{w(TBH)}	TBiIN input high level pulse width	180		ns
t _{w(TBL)}	TBiIN input low level pulse width	180		ns

Table 5.29 Timer B Input (pulse-width measure mode)

Symbol Characteristic	Value		Unit	
	Min.	Max.	Unit	
t _{c(TB)}	TBiIN input clock cycle time	400		ns
t _{w(TBH)}	TBiIN input high level pulse width	180		ns
t _{w(TBL)}	TBiIN input low level pulse width	180		ns



$V_{CC} = 5 V$

Switching Characteristics (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Symbol	Characteristic	Measurement	Value		
Symbol	Characteristic	Condition	Min.	Max.	Unit
t _{su(S-ALE)}	Chip-select setup time before ALE		(1)		ns
t _{h(R-S)}	Chip-select hold time after read		1.5 × t _{c(Base)} - 15		ns
t _{su(A-ALE)}	Address setup time before ALE	-	(1)		ns
t _{h(ALE-A)}	Address hold time after ALE		0.5 × t _{c(Base)} - 5		ns
t _{h(R-A)}	Address hold time after read		1.5 × t _{c(Base)} - 15		ns
t _{d(ALE-R)}	ALE-read delay time		0.5 × t _{c(Base)} - 5	$0.5 \times t_{c(Base)} + 10$	ns
t _{w(ALE)}	ALE pulse width	Refer to	(1)		ns
t _{dis(R-A)}	Address disable time after read	Figure 5.6		8	ns
t _{w(R)}	Read pulse width		(1)		ns
t _{h(W-S)}	Chip-select hold time after write		1.5 × t _{c(Base)} - 15		ns
t _{h(W-A)}	Address hold time after write		1.5 × t _{c(Base)} - 15		ns
t _{d(ALE-W)}	ALE-write delay time		0.5 × t _{c(Base)} - 5	$0.5 \times t_{c(Base)} + 10$	ns
t _{w(W)}	Write pulse width		(1)		ns
t _{su(D-W)}	Data setup time before write		(1)		ns
t _{h(W-D)}	Data hold time after write		0.5 × t _{c(Base)}		ns

Table 5.36 External Bus Timing (multiplexed bus)

Note:

 The value is calculated using the formulas below based on the base clock cycles (t_{c(Base)}) and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to the User's manual.

$$\begin{split} t_{su(S-ALE)} &= t_{su(A-ALE)} = t_{w(ALE)} = (Tsu(A-R) - 0.5) \times t_{c(Base)} -15 \text{ [ns]} \\ t_{w(R)} &= Tw(R) \times t_{c(Base)} -10 \text{ [ns]} \\ t_{w(W)} &= t_{su(D-W)} = Tw(W) \times t_{c(Base)} -10 \text{ [ns]} \end{split}$$



V_{CC} = 3.3 V

Table 5.45D/A Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 3.6 V, $V_{SS} = AV_{SS} = 0$ V,and $T_a = T_{opr}$, unless otherwise noted)

Symbol	Characteristic	Measurement Condition	Value			Unit
Symbol		measurement condition		Тур.	Max.	Unit
—	Resolution				8	Bits
—	Absolute precision				1.0	%
t _S	Settling time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference input current	See Note 1			1.0	mA

Note:

1. One D/A converter is used. The DAi register (i = 0, 1) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.



V_{CC} = 3.3 V

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Symbol	Characteristic		Value		
Symbol			Max.	Unit	
t _{c(CK)}	CLKi input clock cycle time	200		ns	
t _{w(CKH)}	CLKi input high level pulse width	80		ns	
t _{w(CKL)}	CLKi input low level pulse width	80		ns	
t _{su(D-C)}	RXDi input setup time	80		ns	
t _{h(C-D)}	RXDi input hold time	90		ns	

Table 5.56 Serial Interface

Table 5.57 A/D Trigger Input

Symbol	Characteristic	Value		Unit
Symbol		Min.	Max.	Unit
t _{w(ADH)}	ADTRG input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{AD}}$		ns
t _{w(ADL)}	ADTRG input low level pulse width Hardware trigger input high level pulse width	125		ns

Table 5.58 External Interrupt INTi Input

Symbol	Characteristic		Value		Unit	
Symbol	Characteristic	Min.	Max.	Unit		
t _{w(INH)}	INTi input high level pulse width	Edge sensitive	250		ns	
		Level sensitive	t _{C(CPU)} + 200		ns	
t _{w(INL)}	INTi input low level pulse width	Edge sensitive	250		ns	
		Level sensitive	t _{C(CPU)} + 200		ns	

Table 5.59 Intelligent I/O

Symbol	Characteristic	Va	Unit		
Symbol	Characteristic		Max.	Onit	
t _{c(ISCLK2)}	ISCLK2 input clock cycle time	600		ns	
t _{w(ISCLK2H)}	ISCLK2 input high level pulse width	270		ns	
t _{w(ISCLK2L)}	ISCLK2 input low level pulse width	270		ns	
t _{su(RXD-ISCLK2)}	ISRXD2 input setup time	150		ns	
t _{h(ISCLK2-RXD)}	ISRXD2 input hold time	100		ns	






Figure 5.6 Switching Characteristic Measurement Circuit




Figure 5.7 External Clock Input Timing



Revision History

R32C/118 Group Datasheet

D	Data	Description	
Rev.	Date	Page	Summary
		2, 4	 Modified expressions "Main clock oscillator stop/re-oscillation detection", "calculation transfer", "chained transfer", and "inputs/ outputs" in Tables 1.1 and 1.3 to "Main clock oscillator stop/restart detection", "calculation result transfer", "chain transfer", and "I/O ports", respectively
		7	 Completed "under development" phase of versions D and P products in Table 1.6
		10, 15	 Changed order of signals in Figures 1.3 and 1.4
		11, 16	 Changed order of timer pins "TB5IN/TA0IN" in Tables 1.7 and 1.11 to "TA0IN/TB5IN"
		21	 Changed expression "I²C bus" in Table 1.16 to "I²C-bus"
		23	Modified Note 1 of Table 1.18
			Chapter 2. CPU
		_	 Modified wording and enhanced description in this chapter
		25	 Corrected a typo "R3R0" in line 3 of 2.1.1 to "R3R1"
			Chapter 3. Memory
		—	 Modified wording and enhanced description in this chapter
			Chapter 4. SFRs
		—	 Changed expressions "I²C Bus" and "I²C-Bus" to "I²C-bus"
		34, 35, 37	 Changed hexadecimal format of reset values for registers G1BCR0, G2BCR0, and G0BCR0 in Tables 4.6, 4.7, and 4.9 to binary
		41	 Changed register name "Increment/Decrement Counting Select Register" in Table 4.13 to "Increment/Decrement Select Register"
		43	 Corrected reset value "X00X X000b" for AD0CON2 register in Table 4.15 to "XX0X X000b"
		53	 Modified register name "I²C Bus START Condition/STOP Condition Control Register" in Table 4.25 to "I²C-bus START and STOP Conditions Control Register"; Corrected reset values for the following registers in: I2CSSCR, I2CCR1, I2CCR2, I2CSR, and I2CMR
		64, 65, 78, 79	 Changed register name "CANi Acceptance Mask Register k" in Tables 4.36, 4.37, 4.50, and 4.51 to "CANi Mask Register k"
		67, 81	 Corrected reset value "XXXX XX00b" for CiMSMR register in Tables 4.39 and 4.53 to "0000 0000b"
			Chapter 5. Electrical Characteristics
		-	 Modified wording and enhanced description in this chapter
		88	 Changed expression "Programming and erasure endurance of flash memory" in Table 5.8 to "Program/erase cycles"; Changed its unit "times" to "Cycles"
		93, 106	Added "MSCL" and "MSDA" to Tables 5.16 and 5.42
		94, 107	 Modified description "Drive power" in Tables 5.17 and 5.43 to "Drive strength"
		100, 113	• Corrected "INTi" in the title of Tables 5.32 and 5.58 to "INTi"
		101, 104, 114, 117	 Changed expression "restart condition" in Tables 5.34, 5.39, 5.40, 5.60, 5.65, and 5.66 to "repeated START condition"

All trademarks and registered trademarks are the property of their respective owners.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infingement of patents, copyrights, or other intellectual property rights of third patries by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

*Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by vou.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 90500-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millozard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-11628-651-804 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +861-04235-1155, Fax: +462-104237-f679 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Shanghai 200120, China Tel: +861-04235-1155, Fax: +462-10487-7858 Renesas Electronics (Shanghai) Co., Ltd. 9th 1601-1613, 16/F., Towre 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +862-2869-9318, Fax: +462-24867-030 Renesas Electronics Taiwan Co., Ltd. 105, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +862-4175-9800, Fax: +486-24175-9870 Renesas Electronics Taiwan Co., Ltd. 80 Bendemeer Road, Unit #06-f20, Hyflux Innovation Centre Singapore 339949 Tel: +656-24175-9800, Fax: +656-21300 Renesas Electronics Kalaysia Sdn.Bdd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +603-7355-9300, Fax: +656-213500 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied Or Bildy, 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +602-7355-930, Fax: +862-2655-5101