

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status Obsol	ete
Core Processor 8051	
Core Size 8-Bit	
Speed 16MH	lz
Connectivity UART,	/USART
Peripherals -	
Number of I/O 32	
Program Memory Size 4KB (4K x 8)
Program Memory Type OTP C	Quick FLASH
EEPROM Size -	
RAM Size 128 x	8
Voltage - Supply (Vcc/Vdd) 2.7V	~ 5.5V
Data Converters -	
Oscillator Type Intern	nal
Operating Temperature 0°C ~	~ 70°C (TA)
Mounting Type Surface	ce Mount
Package / Case 44-TC)FP
Supplier Device Package 44-TC	QFP (10x10)
Purchase URL https://	://www.e-xfl.com/product-detail/microchip-technology/at87lv51-16ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features


- Compatible with MCS-51[™] Products
- 4K Bytes of User Programmable QuickFlash Memory
- 2.7V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 16 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Programmable Serial Channel
- Low-power Idle and Power-down Modes

Description

The AT87LV51 is a low-voltage, high-performance CMOS 8-bit microcontroller with 4K bytes of QuickFlash One-Time Programmable (OTP) Read Only memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry standard MCS-51 instruction set and pinout. The on-chip QuickFlash allows the program memory to be user programmed by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with QuickFlash on a monolithic chip, the Atmel AT87LV51 is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications. *(continued)*

Pin Configurations

	PDIP		
P1.0 🗆		40	⊐vcc
P1.1	2	40 39	□ VCC □ P0.0 (AD0)
P1.2	3	38	□ P0.0 (AD0) □ P0.1 (AD1)
P1.3	4	37	□ P0.1 (AD1) □ P0.2 (AD2)
P1.4	5	36	□ P0.2 (AD2) □ P0.3 (AD3)
P1.5	5	35	□ P0.3 (AD3) □ P0.4 (AD4)
P1.6	7	34	□ P0.4 (AD4) □ P0.5 (AD5)
P1.7	8	33	□ P0.5 (AD5) □ P0.6 (AD6)
BST [o 9	33 32	P0.6 (AD6)
(RXD) P3.0	5 10	31	
```	10	30	
(TXD) P3.1	12	30 29	
(INT0) P3.2	12	29 28	
(INT1) P3.3			□ P2.7 (A15)
(T0) P3.4	14	27	□ P2.6 (A14)
(T1) P3.5	15	26	□ P2.5 (A13)
(WR) P3.6	16	25	🗆 P2.4 (A12)
(RD) P3.7 🗆	17	24	🗆 P2.3 (A11)
XTAL2	18	23	🗆 P2.2 (A10)
XTAL1 🗆	19	22	🗆 P2.1 (A9)
GND 🗆	20	21	🗆 P2.0 (A8)





8-bit Microcontroller with 4K Bytes QuickFlash[®]


# AT87LV51

# Preliminary

Rev. 1602A-04/00



### **Block Diagram**



AT87LV51

The AT87LV51 provides the following standard features: 4K bytes of QuickFlash OTP program memory, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five-vector, 2-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT87LV51 is designed with static logic for operation down to zero frequency and supports two software-selectable power-saving modes. The Idle mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.

## **Pin Description**

#### vcc

Supply voltage.

#### GND

Ground.

#### Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to Port 0 pins, the pins can be used as high-impedance inputs.

Port 0 may also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during QuickFlash programming and outputs the code bytes during program verification. External pull-ups are required during program verification.

#### Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during QuickFlash programming and verification.

#### Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pull-ups.



Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during QuickFlash programming and verification.

#### Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current  $(I_{IL})$  because of the pull-ups.

Port 3 also serves the functions of various special features of the AT87LV51 as listed below:

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 also receives some control signals for QuickFlash programming and verification.

#### RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

#### ALE/PROG

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Quick-Flash programming.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.



#### PSEN

Program Store Enable is the read strobe to external program memory.

When the AT87LV51 is executing code from external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory.

#### EA/VPP

External Access Enable.  $\overline{\text{EA}}$  must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H, up to FFFFH. Note, however, that if lock bit 1 is programmed,  $\overline{\text{EA}}$  will be internally latched on reset.

**EA** should be strapped to VCC for internal program executions.

This pin also receives the 12-volt programming enable voltage (VPP) during QuickFlash programming.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### XTAL2

Output from the inverting oscillator amplifier.

### **Special Function Registers**

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

		i ii map ana ii						-
0F8H								0FFH
0F0H	B 00000000							0F7H
0E8H								0EFH
0E0H	ACC 00000000							0E7H
0D8H								0DFH
0D0H	PSW 00000000							0D7H
0C8H								0CFH
0C0H								0C7H
0B8H	IP XX000000							0BFH
0B0H	P3 11111111							0B7H
0A8H	IE 0X000000							0AFH
0A0H	P2 11111111							0A7H
98H	SCON 00000000	SBUF XXXXXXXX						9FH
90H	P1 11111111							97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		8FH
80H	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000			PCON 0XXX0000	87H

#### Table 1. AT87LV51 SFR Map and Reset Values

AT87LV51 🗖

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will, in general, return random data and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.


#### Timer 0 and 1

Timer 0 and Timer 1 in the AT87LV51 operate the same way as Timer 0 and Timer 1 in the AT89C51.


### **Oscillator Characteristics**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier, which can be configured for use as an on-chip oscillator as shown in Figure 1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

#### Figure 1. Oscillator Connections



Note: C1, C2 =  $30 \text{ pF} \pm 10 \text{ pF}$  for Crystals =  $40 \text{ pF} \pm 10 \text{ pF}$  for Ceramic Resonators Figure 2. External Clock Drive Configuration



### Idle Mode

In Idle Mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the Special Function registers remains unchanged during this mode. The Idle mode can be terminated by any enabled interrupt or by a hardware reset.

It should be noted that when Idle is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### **Power-down Mode**

In Power-down Mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function registers retain their values until the Power-down mode is terminated. The only exit from Power-down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.





Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

### Status of External Pins during Idle and Power-down Modes

## **Program Memory Lock Bits**

The AT87LV51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the table below:

### Lock Bit Protection Modes

Р	rogram	Lock Bi	ts	
	LB1	LB2	LB3	Protection Type
1	U	U	U	No program lock features.
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the QuickFlash is disabled.
3	Р	Р	U	Same as mode 2, also verify is disabled.
4	Р	Р	Р	Same as mode 3, also external execution is disabled.

When lock bit 1 is programmed, the logic level at the  $\overline{EA}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value, and holds that value until reset is activated. It is necessary that the latched value of  $\overline{EA}$  be in agreement with the current logic level at that pin in order for the device to function properly.

## Programming the QuickFlash

The AT87LV51 is shipped with the on-chip QuickFlash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party QuickFlash or EPROM programmers.

The AT87LV52 code memory array is programmed byteby-byte. **Programming Algorithm:** Before programming the AT87LV51, the address, data and control signals should be set up according to the QuickFlash Programming Modes table and Figure 3 and Figure 4. To program the AT87LV51, the following sequence should be followed:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise  $\overline{EA}/V_{PP}$  to 12V.
- 5. Pulse ALE/PROG once to program a byte in the QuickFlash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

**Data Polling:** The AT87LV51 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

**Ready/Busy:** The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.4 is pulled low after ALE goes high during programming to indicate BUSY. P3.4 is pulled high again when programming is done to indicate READY.

**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled.

**Reading the Signature Bytes:** The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values returned are:

(030H) = 1EH indicates manufactured by Atmel

(031H) = 87H indicates 87F family

(032H) = 03H indicates 87LV51

AT87LV51


## **Programming Interface**

Every code byte in the QuickFlash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion. All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.


### **QuickFlash Programming Modes**

Mode		RST	PSEN	ALE/PROG	EA/V _{PP}	P2.6	P2.7	P3.6	P3.7
Write Code Dat	a	Н	L	~~~	12V	L	Н	Н	Н
Read Code Dat	a	Н	L	Н	Н	L	L	Н	Н
Write Lock	Bit - 1	Н	L	~~~	12V	Н	Н	Н	Н
	Bit - 2	Н	L	~	12V	Н	Н	L	L
	Bit - 3	Н	L		12V	Н	L	Н	L
Read Signature	Byte	Н	L	Н	Н	L	L	L	L

#### Figure 3. Programming the QuickFlash Memory



#### Figure 4. Verifying the QuickFlash Memory






## **QuickFlash Programming and Verification Characteristics**

 $T_{A}$  = 0°C to 70°C,  $V_{CC}$  = 5.0V  $\pm$  10%

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Enable Voltage	11.5	12.5	V
I _{PP}	Programming Enable Current		1.0	mA
1/t _{CLCL}	Oscillator Frequency	3	16	MHz
t _{AVGL}	Address Setup to PROG Low	48t _{CLCL}		
t _{GHAX}	Address Hold After PROG	48t _{CLCL}		
t _{DVGL}	Data Setup to PROG Low	48t _{CLCL}		
t _{GHDX}	Data Hold After PROG	48t _{CLCL}		
t _{EHSH}	P2.7 ( $\overline{\text{ENABLE}}$ ) High to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} Setup to PROG Low	10		μs
t _{GHSL}	V _{PP} Hold After PROG	10		μs
t _{GLGH}	PROG Width	1	110	μs
t _{AVQV}	Address to Data Valid		48t _{CLCL}	
t _{ELQV}	ENABLE Low to Data Valid		48t _{CLCL}	
t _{EHQZ}	Data Float After ENABLE	0	48t _{CLCL}	
t _{GHBL}	PROG High to BUSY Low		1.0	μs
t _{wc}	Byte Write Cycle Time		2.0	ms

## **QuickFlash Programming and Verification Waveforms**



## **Absolute Maximum Ratings***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.0V
DC Output Current 15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}$ C to 85°C and  $V_{CC} = 2.7$ V to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input Low Voltage	(Except EA)	-0.5	0.2 V _{CC} - 0.1	V
V _{IL1}	Input Low Voltage (EA)		-0.5	0.2 V _{CC} - 0.3	V
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	V
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 3.2 mA		0.45	V
V _{OH}	Output High Voltage	$I_{OH}$ = -60 $\mu A,V_{CC}$ = 5V $\pm$ 10%	2.4		V
	(Ports 1,2,3, ALE, PSEN)	I _{OH} = -20 μA	0.75 V _{CC}		V
		I _{OH} = -10 μA	0.9 V _{CC}		V
V _{OH1}	Output High Voltage	$I_{OH}$ = -800 µA, $V_{CC}$ = 5V ± 10%	2.4		V
	(Port 0 in External Bus Mode)	I _{OH} = -300 μA	0.75 V _{CC}		V
		I _{OH} = -80 μA	0.9 V _{CC}		V
I _{IL}	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	μA
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{\rm IN} = 2V, V_{\rm CC} = 5V \pm 10\%$		-650	μA
ILI	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}		±10	μA
RRST	Reset Pulldown Resistor		50	300	KΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^{\circ}C$		10	pF
I _{cc}	Power Supply Current	Active Mode, 12 MHz, V _{CC} = 6V/3V		20/5.5	mA
		Idle Mode, 12 MHz, $V_{CC} = 6V/3V$		5/1	mA
	Power-down Mode ⁽²⁾	V _{CC} = 6V		100	μA
		V _{CC} = 3V		20	μA

must be externally limited as follows: Maximum  $I_{OL}$  per port pin: 10 mA Maximum  $I_{OL}$  per 8-bit port: Port 0: 26 mA Ports 1, 2, 3: 15 mA Maximum total IOL for all output pins: /1mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum  $V_{CC}$  for Power-down is 2V.






## **AC Characteristics**

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{PROG}$ , and  $\overline{PSEN} = 100 \text{ pF}$ ; load capacitance for all other outputs = 80 pF.


## **External Program and Data Memory Characteristics**

Symbol		16 MHz	Oscillator	Variable		
	Parameter	Min	Мах	Min	Мах	Units
1/t _{CLCL}	Oscillator Frequency			0	16	MHz
t _{LHLL}	ALE Pulse Width	85		2t _{CLCL} - 40		ns
t _{AVLL}	Address Valid to ALE Low	22		t _{CLCL} - 40		ns
t _{LLAX}	Address Hold After ALE Low	32		t _{CLCL} - 30		ns
t _{LLIV}	ALE Low to Valid Instruction In		150		4t _{CLCL} - 100	ns
t _{LLPL}	ALE Low to PSEN Low	32		t _{CLCL} - 30		ns
t _{PLPH}	PSEN Pulse Width	142		3t _{CLCL} - 45		ns
t _{PLIV}	PSEN Low to Valid Instruction In		82		3t _{CLCL} - 105	ns
t _{PXIX}	Input Instruction Hold After PSEN	0		0		ns
t _{PXIZ}	Input Instruction Float After PSEN		37		t _{CLCL} - 25	ns
t _{PXAV}	PSEN to Address Valid	75		t _{CLCL} - 8		ns
t _{AVIV}	Address to Valid Instruction In		207		5t _{CLCL} - 105	ns
t _{PLAZ}	PSEN Low to Address Float		10		10	ns
t _{RLRH}	RD Pulse Width	275		6t _{CLCL} - 100		ns
t _{wLWH}	WR Pulse Width	275		6t _{CLCL} - 100		ns
t _{RLDV}	RD Low to Valid Data In		147		5t _{CLCL} - 165	ns
t _{RHDX}	Data Hold After RD	0		0		ns
t _{RHDZ}	Data Float After RD		65		2t _{CLCL} - 60	ns
t _{LLDV}	ALE Low to Valid Data In		350		8t _{CLCL} - 150	ns
t _{AVDV}	Address to Valid Data In		397		9t _{CLCL} - 165	ns
t _{LLWL}	ALE Low to RD or WR Low	137	239	3t _{CLCL} - 50	3t _{CLCL} + 50	ns
t _{AVWL}	Address to RD or WR Low	122		4t _{CLCL} - 130		ns
t _{QVWX}	Data Valid to WR Transition	13		t _{CLCL} - 50		ns
t _{QVWH}	Data Valid to WR High	287		7t _{CLCL} - 150		ns
t _{wHQX}	Data Hold After WR	13		t _{CLCL} - 50		ns
t _{RLAZ}	RD Low to Address Float		0		0	ns
t _{wHLH}	RD or WR High to ALE High	23	103	t _{CLCL} - 40	t _{CLCL} + 40	ns

## **External Program Memory Read Cycle**




## **External Data Memory Read Cycle**








## **External Data Memory Write Cycle**



## **External Clock Drive Waveforms**



## **External Clock Drive**


Symbol	Parameter	Min	Мах	Units
1/t _{CLCL}	Oscillator Frequency	0	16	MHz
t _{CLCL}	Clock Period	62.5		ns
t _{CHCX}	High Time	20		ns
t _{CLCX}	Low Time	20		ns
t _{CLCH}	Rise Time		20	ns
t _{CHCL}	Fall Time		20	ns

## Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for  $V_{CC}$  = 2.7V to 5.5V and Load Capacitance = 80 pF

		12 MHz Oscillator		Variable Oscillator		
Symbol	Parameter	Min	Max	Min	Мах	Units
t _{XLXL}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
t _{QVXH}	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} - 133		ns
t _{xHQX}	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} - 117		ns
t _{xHDx}	Input Data Hold After Clock Rising Edge	0		0		ns
t _{xHDV}	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} - 133	ns

## Shift Register Mode Timing Waveforms




### AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC inputs during testing are driven at V_{CC} - 0.5V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at V_{IH} min. for a logic "1" and V_{IL} max. for a logic "0".

### Float Waveforms⁽¹⁾



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.






# Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
12	2.7V to 5.5V	AT87LV51-12AC AT87LV51-12JC AT87LV51-12PC	44A 44J 40P6	Commercial (0°C to 70°C)
		AT87LV51-12AI AT87LV51-12JI AT87LV51-12PI	44A 44J 40P6	Industrial (-40°C to 85°C)
16	2.7V to 5.5V	AT87LV51-16AC AT87LV51-16JC AT87LV51-16PC	44A 44J 40P6	Commercial (0°C to 70°C)
		AT87LV51-16AI AT87LV51-16JI AT87LV51-16PI	44A 44J 40P6	Industrial (-40°C to 85°C)

Package Type		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)	
40P6	40-pin, 0.600" Wide, Plastic Dull Inline Package (PDIP)	

# AT87LV51

### **Packaging Information**







#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

#### *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

*BBS* 1-(408) 436-4309

#### © Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

