

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	H85/2000
Core Size	16-Bit
Speed	20MHz
Connectivity	SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	87
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	120-TQFP
Supplier Device Package	120-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/d12394te20v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ltem	Page	Revision (See Manual for Details)					
19.18.2 Program-Verify Mode	639	Figure 19-48 amended, note *6 added					
Figure 19-48 Program/Program- Verify Flowchart		Without production additional programming in the production additional programming in the production additional programming in the production additional programming 					
22.3.6 Flash Memory Characteristics	724	Table 22-21 title amended					
Table 22-21 Flash Memory Characteristics (HD64F2398F20, HD64F2398TE20)							
Table 22-22 Flash Memory Characteristics (HD64F2398F20T, HD64F2398TE20T)	726	Table 22-22 added					

2.5.2 Memory Data Formats

Figure 2-8 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.



Figure 2-8 Memory Data Formats

When ER7 is used as an address register to access the stack, the operand size should be word size or longword size.

Bit 6—BREQO Pin Enable (BREQOE): Outputs a signal that requests the external bus master to drop the bus request signal (\overline{BREQ}) in the external bus release state, when an internal bus master performs an external space access, or when a refresh request is generated.

Bit 6 BREQOE	Description	
0	BREQO output disabled. BREQO can be used as I/O port.	(Initial value)
1	BREQO output enabled.	

Bit 5—External Address Enable (EAE): Selects whether addresses H'010000 to H'01FFFF*² are to be internal addresses or external addresses.

Bit 5	
EAE	Description
0	Addresses H'010000 to H'01FFFF* ² are in on-chip ROM
1	Addresses H'010000 to H'01FFFF ^{*2} are external addresses (external expansion mode) or a reserved area ^{*1} (single-chip mode) (Initial value)

Notes: 1. Reserved areas should not be accessed.

2. Addresses H'010000 to H'01FFFF are in the H8S/2357. Addresses H'010000 to H'03FFFF are in the H8S/2398.

Bit 4—LCAS Select (LCASS): Write 0 to this bit when using the DRAM interface. $\overline{\text{LCAS}}$ pin used for 2-CAS type DRAM interface $\overline{\text{LCAS}}$ signal. $\overline{\text{BREQO}}$ output and $\overline{\text{WAIT}}$ input cannot be used when $\overline{\text{LCAS}}$ signal is used.

Bit 3—DACK Timing Select (DDS): Selects the DMAC single address transfer bus timing for the DRAM interface.

Bit 3		
DDS	Description	
0	When DMAC single address transfer is performed in DRAM space, full always executed	access is
	$\overline{\text{DACK}}$ signal goes low from T _r or T ₁ cycle	
1	Burst access is possible when DMAC single address transfer is perform space	ned in DRAM
	$\overline{\text{DACK}}$ signal goes low from T_{c1} or T_{2} cycle	(Initial value)

Bit 2—Reserved: Only 1 should be written to this bit.

Bit 1—Write Data Buffer Enable (WDBE): Selects whether or not the write buffer function is used for an external write cycle or DMAC single address cycle.

Bit 1 WDBE	Description	
0	Write data buffer function not used	(Initial value)
1	Write data buffer function used	

Bits 3 and 1—Data Transfer Interrupt Enable B (DTIEB): These bits enable or disable an interrupt to the CPU or DTC when transfer is interrupted. If the DTIEB bit is set to 1 when DTME = 0, the DMAC regards this as indicating a break in the transfer, and issues a transfer break interrupt request to the CPU or DTC.

A transfer break interrupt can be canceled either by clearing the DTIEB bit to 0 in the interrupt handling routine, or by performing processing to continue transfer by setting the DTME bit to 1.

Bit 3—Data Transfer Interrupt Enable 1B (DTIE1B): Enables or disables the channel 1 transfer break interrupt.

Bit 3 DTIE1B	Description	
0	Transfer break interrupt disabled	(Initial value)
1	Transfer break interrupt enabled	

Bit 1—Data Transfer Interrupt Enable 0B (DTIE0B): Enables or disables the channel 0 transfer break interrupt.

Bit 1 DTIE0B	Description	
0	Transfer break interrupt disabled	(Initial value)
1	Transfer break interrupt enabled	

Bits 2 and 0—Data Transfer End Interrupt Enable A (DTIEA): These bits enable or disable an interrupt to the CPU or DTC when transfer ends. If DTIEA bit is set to 1 when DTE = 0, the DMAC regards this as indicating the end of a transfer, and issues a transfer end interrupt request to the CPU or DTC.

A transfer end interrupt can be canceled either by clearing the DTIEA bit to 0 in the interrupt handling routine, or by performing processing to continue transfer by setting the transfer counter and address register again, and then setting the DTE bit to 1.

Bit 2—Data Transfer Interrupt Enable 1A (DTIE1A): Enables or disables the channel 1 transfer end interrupt.

Bit 2 DTIE1A	Description	
0	Transfer end interrupt disabled	(Initial value)
1	Transfer end interrupt enabled	

Bit 0—Data Transfer Interrupt Enable 0A (DTIE0A): Enables or disables the channel 0 transfer end interrupt.

Bit 0 DTIE0A	Description	
0	Transfer end interrupt disabled	(Initial value)
1	Transfer end interrupt enabled	

Figure 7-11 illustrates operation in normal mode.



Figure 7-11 Operation in Normal Mode

Transfer requests (activation sources) are external requests and auto-requests.

With auto-request, the DMAC is only activated by register setting, and the specified number of transfers are performed automatically. With auto-request, cycle steal mode or burst mode can be selected. In cycle steal mode, the bus is released to another bus master each time a transfer is performed. In burst mode, the bus is held continuously until transfer ends.



Figure 7-16 Example of Block Transfer Mode Setting Procedure

8.3.3 DTC Vector Table

Figure 8-4 shows the correspondence between DTC vector addresses and register information.

Table 8-4 shows the correspondence between activation, vector addresses, and DTCER bits. When the DTC is activated by software, the vector address is obtained from: H'0400 + (DTVECR[6:0] << 1) (where << 1 indicates a 1-bit left shift). For example, if DTVECR is H'10, the vector address is H'0420.

The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address. The register information can be placed at predetermined addresses in the on-chip RAM. The start address of the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal and advanced modes, a 2-byte unit being used in both cases. These two bytes specify the lower bits of the address in the on-chip RAM.

ltem		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Count clock		ø/1 ø/4 ø/64 TCLKA TCLKB TCLKC TCLKD	ø/1 ø/4 ø/16 ø/64 ø/256 TCLKA TCLKB	Ø/1 Ø/4 Ø/16 Ø/64 Ø/1024 TCLKA TCLKB TCLKC	Ø/1 Ø/4 Ø/16 Ø/64 Ø/256 Ø/1024 Ø/4096 TCLKA	ø/1 ø/4 ø/16 ø/64 ø/1024 TCLKA TCLKC	ø/1 ø/4 ø/16 ø/64 ø/256 TCLKA TCLKC TCLKD
General re	egisters	TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B	TGR5A TGR5B
General re buffer regi	egisters/ sters	TGR0C TGR0D	—	_	TGR3C TGR3D	—	_
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TIOCA5 TIOCB5
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0	0	0	0
match	1 output	0	0	0	0	0	0
output	Toggle output	0	\bigcirc	0	\bigcirc	0	\bigcirc
Input captu function	ure	0	\bigcirc	0	\bigcirc	\bigcirc	\bigcirc
Synchronous operation		0	0	0	0	0	0
PWM mode		0	0	0	0	0	0
Phase counting mode		_	0	0	_	0	0
Buffer ope	ration	0			0		_

Table 10-1TPU Functions

• When TGR is an input capture register

Figure 10-20 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.



Figure 10-20 Example of Buffer Operation (2)

Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): These bits select the compare match that triggers pulse output group 1 (pins PO7 to PO4).

		Description		
Bit 3 G1CMS1	Bit 2 G1CMS0	Output Trigger for Pulse Output Group 1		
0	0	Compare match in TPU channel 0		
	1	Compare match in TPU channel 1		
1	0	Compare match in TPU channel 2		
	1	Compare match in TPU channel 3	(Initial value)	

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): These bits select the compare match that triggers pulse output group 0 (pins PO3 to PO0).

		Description	
Bit 1 G0CMS1	Bit 0 G0CMS0	Output Trigger for Pulse Output Group 0	
0	0	Compare match in TPU channel 0	
	1	Compare match in TPU channel 1	
1	0	Compare match in TPU channel 2	
	1	Compare match in TPU channel 3	(Initial value)

11.2.6 PPG Output Mode Register (PMR)

Bit	:	7	6	5	4	3	2	1	0
		G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	R/W							

PMR is an 8-bit readable/writable register that selects pulse output inversion and non-overlapping operation for each group.

The output trigger period of a non-overlapping operation PPG output waveform is set in TGRB and the non-overlap margin is set in TGRA. The output values change at compare match A and B.

For details, see section 11.3.4, Non-Overlapping Pulse Output.

PMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Group 3 Inversion (G3INV): Selects direct output or inverted output for pulse output group 3 (pins PO15 to PO12).

Bit 7 G3INV	Description
0	Inverted output for pulse output group 3 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 3 (high-level output at pin for a 1 in PODRH) (Initial value)

14.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receivedata-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 14-12 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in the SCR. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DMAC or DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DMAC or DTC. The DMAC and DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DMAC or DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DMAC or DTC. The DMAC and DTC cannot be activated by an ERI interrupt request.

Also note that the DMAC cannot be activated by an SCI channel 2 interrupt.

19.5 Programming (H8S/2357 ZTAT)

19.5.1 Overview

Table 19-6 shows how to select the program, verify, and program-inhibit modes in PROM mode.

Table 19-6 Mode Selection in PROM Mode

					F	Pins	
Mode	CE	ŌE	PGM	V_{PP}	V_{cc}	EO ₇ to EO ₀	EA ₁₆ to EA ₀
Program	L	Н	L	V_{PP}	V_{cc}	Data input	Address input
Verify	L	L	Н	V_{PP}	V_{cc}	Data output	Address input
Program-inhibit	L	L	L	V_{PP}	V_{cc}	High impedance	Address input
	L	Н	Н				
	Н	L	L				
	Н	Н	Н				

Legend:

L: Low voltage level

H: High voltage level

 V_{PP} : V_{PP} voltage level

 V_{cc} : V_{cc} voltage level

Programming and verification should be carried out using the same specifications as for the standard HN27C101 EPROM.

However, do not set the PROM programmer to page mode, as the H8S/2357 does not support page programming. A PROM programmer that only supports page programming cannot be used. When choosing a PROM programmer, check that it supports high-speed programming in byte units. Always set addresses within the range H'00000 to H'1FFFF.

• User program mode

Initial state

 Initial state
 The FWE assessment program that confirms that the FWE pin has been driven high, and (2) the program that will transfer the programming/ erase control program to on-chip RAM should be written into the flash memory by the user beforehand. (3) The programming/erase control program should be prepared in the host or in the flash memory.



 Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



2. Programming/erase control program transfer When the FWE pin is driven high, user software confirms this fact, executes the transfer program in the flash memory, and transfers the programming/erase control program to RAM.



 Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.



Figure 19-10 User Program Mode (Example)

19.22.2 Socket Adapters and Memory Map

In programmer mode, a socket adapter is connected to the chip as shown in figure 19-54. Figure 19-53 shows the on-chip ROM memory map and figure 19-54 show the socket adapter pin assignments.



Figure 19-53 Memory Map in Programmer Mode

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Current dissipation* ²	Normal operation	_* ⁴	_	23 (3.0 V)	62)	mA	f = 10 MHz
	Sleep mode	_	_	16 (3.0 V)	42)	mA	f = 10 MHz
	Standby		—	0.01	5.0	μA	$T_a \le 50^{\circ}C$
	mode*3		—	_	20.0		50°C < T _a
Analog power supply current	During A/D and D/A conversion	Al _{cc}	—	0.2 (3.0 V)	2.0	mA	
	Idle		_	0.01	5.0	μA	_
Reference current	During A/D and D/A conversion	Al _{cc}	—	1.4 (3.0 V)	3.0	mA	
	Idle		_	0.01	5.0	μA	_
RAM standby v	oltage	V _{RAM}	2.0	_	_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV_{cc} , AV_{ss} , and V_{ref} pins open.

Connect AV $_{\rm CC}$ and V $_{\rm ref}$ to V $_{\rm CC}$, and connect AV $_{\rm SS}$ to V $_{\rm SS}.$

2. Current dissipation values are for V_{IH} min = V_{cc} –0.5 V and V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.

3. The values are for V_{_{RAM}} \leq V $_{_{CC}}$ < 2.7 V, V $_{_{IH}}$ min = V $_{_{CC}}$ \times 0.9, and V $_{_{IL}}$ max = 0.3 V.

4. I_{cc} depends on V_{cc} and f as follows:

 $I_{cc} max = 1.0 (mA) + 1.1 (mA/(MHz \times V)) \times V_{cc} \times f [normal mode]$ $I_{cc} max = 1.0 (mA) + 0.75 (mA/(MHz \times V)) \times V_{cc} \times f [sleep mode]$

Table 22-24 DC Characteristics (3)

Conditions: $V_{CC} = 3.0$ to 5.5 V, $AV_{CC} = 3.0$ to 5.5 V, $V_{ref} = 3.0$ V to AV_{CC} , $V_{ss} = AV_{ss} = 0$ V*¹, $T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Port 2,	V _T ⁻	$V_{cc} imes 0.2$	_	_	V	
trigger input	$P6_4$ to $P6_7$, PA to PA	V_{T}^{+}	—	—	$V_{cc} imes 0.7$	V	
voltage	174 101777	$V_{T}^{^{+}}-V_{T}^{^{-}}$	$V_{cc} imes 0.07$		—	V	
Input high voltage	$\frac{\overline{\text{RES}}, \overline{\text{STBY}},}{\text{NMI}, \text{MD}_2}$ to MD_0	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} +0.3	V	
	EXTAL	-	$V_{cc} imes 0.7$	—	V _{cc} +0.3	V	_
	Ports 1, 3, 5, B to G, P6 ₀ to P6 ₃ , PA ₀ to PA ₃	-	$V_{cc} \times 0.7$	_	V _{cc} +0.3	V	_
	Port 4	-	$V_{cc} \times 0.7$	_	AV _{cc} +0.3	V	_
Input low voltage	$\overline{\text{RES}}, \overline{\text{STBY}}, \\ \text{MD}_2 \text{ to } \text{MD}_0$	V _{IL}	-0.3	_	$V_{cc} imes 0.1$	V	
	NMI, EXTAL, Ports 1, 3 to 5, B to G, P6 ₀ to P6 ₃ ,	-	-0.3	_	$V_{cc} \times 0.2$	V	V _{cc} < 4.0 V
	PA ₀ to PA ₃				0.8		V_{cc} = 4.0 to 5.5 V



Figure 22-71 Interrupt Input Timing

			l ns	Ac	ldre tior	ssir 1 Le	ngt I	ן B פן ה (B	yte	s)							
		erand Size	:			ERn/@ERn+	9	A,PC)	0 99 0			Con	diti	u	Cod	٥	No. of States* ¹
	Mnemonic	dO	xx#	 uŊ	שעי קרו	-@	e @)@	00	_	Operation	<u>т</u>	z	N	>	υ	Advanced
BCLR	BCLR Rn,@aa:32	В					ø				(Rn8 of @aa:32)←0						9
BNOT	BNOT #xx:3,Rd	ш		2							(#xx:3 of Rd8)←[¬ (#xx:3 of Rd8)]						÷
	BNOT #xx:3,@ERd	ш			4						(#xx:3 of @ERd)←						4
											[
	BNOT #xx:3,@aa:8	В					4				(#xx:3 of @aa:8)←						4
											[
	BNOT #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)←				Ι		5
											[¬ (#xx:3 of @aa:16)]						
	BNOT #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)←						9
											[¬ (#xx:3 of @aa:32)]						
	BNOT Rn,Rd	В	-	2							(Rn8 of Rd8)←[¬ (Rn8 of Rd8)] –						Ł
	BNOT Rn,@ERd	В		7	4						(Rn8 of @ERd)←[¬ (Rn8 of @ERd)] -						4
	BNOT Rn,@aa:8	В					4				(Rn8 of @aa:8)→[¬ (Rn8 of @aa:8)] -	 					4
	BNOT Rn,@aa:16	В					9				(Rn8 of @aa:16)←						5
											[¬ (Rn8 of @aa:16)]						
	BNOT Rn,@aa:32	В					ø				(Rn8 of @aa:32)←						9
											[¬ (Rn8 of @aa:32)]						
BTST	BTST #xx:3,Rd	В		2							– (#xx:3 of Rd8)→Z			\leftrightarrow			1
	BTST #xx:3,@ERd	ш		•	4								1	\leftrightarrow			3
	BTST #xx:3,@aa:8	В					4				– (#xx:3 of @aa:8)→Z	<u> </u>		\leftrightarrow			3
	BTST #xx:3,@aa:16	В					9				- (#xx:3 of @aa:16)→Z			\leftrightarrow			4

A.3 Operation Code Map

Table A-3 shows the operation code map.

Table A-3Operation Code Map (1)

Rev.6.00 Oct.28.2004 page 806 of 1016 REJ09B0138-0600H

MRB—DTC Mode Register B

H'F800—H'FBFF

DTC



Rev.6.00 Oct.28.2004 page 848 of 1016 REJ09B0138-0600H

SYSCR—System Control Register

H'FF39

MCU



Reserved

Only 0 should be written to this bit