#### Renesas - DF2357VF13V Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	H8S/2000
Core Size	32-Bit
Speed	13MHz
Connectivity	SCI, SmartCard, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	87
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b SAR; D/A 2x8b
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	128-BFQFP
Supplier Device Package	128-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2357vf13v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	22.1.3 AC Characteristics	684
	22.1.4 A/D Conversion Characteristics	701
	22.1.5 D/A Conversion Characteristics	702
22.2	Usage Note (Internal Voltage Step Down for the H8S/2398, H8S/2394, H8S/2392, and H8S/2390)	
22.3	Electrical Characteristics of H8S/2398 F-ZTAT	703
	22.3.1 Absolute Maximum Ratings	703
	22.3.2 DC Characteristics	
	22.3.3 AC Characteristics	
	22.3.4 A/D Conversion Characteristics	723
	22.3.5 D/A Conversion Characteristics	724
	22.3.6 Flash Memory Characteristics	
22.4	Notes on Use	
22.5	Usage Note (Internal Voltage Step Down for the H8S/2398 F-ZTAT)	727
22.6	Electrical Characteristics of H8S/2357 Masked ROM and ZTAT Versions, and H8S/2352	
	22.6.1 Absolute Maximum Ratings	728
	22.6.2 DC Characteristics	
	22.6.3 AC Characteristics	
	22.6.4 A/D Conversion Characteristics	753
	22.6.5 D/A Conversion Characteristics	
22.7	Electrical Characteristics of H8S/2357 F-ZTAT Version	755
	22.7.1 Absolute Maximum Ratings	755
	22.7.2 DC Characteristics	
	22.7.3 AC Characteristics	
	22.7.4 A/D Conversion Characteristics	764
	22.7.5 D/A Conversion Characteristics	765
	22.7.6 Flash Memory Characteristics	
22.8	Usage Note	
•		7(0)
App	endix A Instruction Set	
A.1	Instruction List	
A.2	Instruction Codes	
A.3	Operation Code Map	
A.4	Number of States Required for Instruction Execution	
A.5	Bus States during Instruction Execution.	
A.6	Condition Code Modification	
Ann	endix B Internal I/O Register	839
B 1	Addresses	839
B 2	Functions	847
<b>D</b> .2	T unctions	
App	endix C I/O Port Block Diagrams	
C.1	Port 1 Block Diagram	
C.2	Port 2 Block Diagram	
C.3	Port 3 Block Diagram	
C.4	Port 4 Block Diagram	
C.5	Port 5 Block Diagram	
C.6	Port 6 Block Diagram	
C.7	Port A Block Diagram	
C.8	Port B Block Diagram	
C.9	Port C Block Diagram	
C.10	Port D Block Diagram	
C.11	Port E Block Diagram	
	-	

Rev.6.00 Oct.28.2004 page xxii of xxiv REJ09B0138-0600H



Туре	Instruction	Size*1	Function
System control instructions	ANDC	В	CCR $\land$ #IMM $\rightarrow$ CCR, EXR $\land$ #IMM $\rightarrow$ EXR Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	CCR $\lor$ #IMM $\rightarrow$ CCR, EXR $\lor$ #IMM $\rightarrow$ EXR Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	$\label{eq:CCR} \begin{array}{l} CCR \oplus \#IMM \to CCR,  EXR \oplus \#IMM \to EXR \\ Logically exclusive-ORs the CCR or EXR contents with \\ immediate data. \end{array}$
	NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.
Block data transfer instruction	EEPMOV.B	_	if R4L ≠ 0 then Repeat @ER5+ → @ER6+ R4L-1 → R4L Until R4L = 0 else next;
	EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4-1 $\rightarrow$ R4 Until R4 = 0 else next;
			Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6.
			R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address
			Execution of the next instruction begins as soon as the transfer is completed.

Notes: 1. Size refers to the operand size.

B: Byte

W: Word

L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.



Figure 7-15 Operation Flow in Block Transfer Mode

Transfer requests (activation sources) consist of A/D converter conversion end interrupts, external requests, SCI transmission data empty and reception data full interrupts, and TPU channel 0 to 5 compare match/input capture A interrupts.

For details, see section 7.3.4, DMA Control Register (DMACR).

Figure 7-16 shows an example of the setting procedure for block transfer mode.

**DREQ** Level Activation Timing (Normal Mode): Set the DTA bit for the channel for which the  $\overline{\text{DREQ}}$  pin is selected to 1.



Figure 7-25 shows an example of  $\overline{\text{DREQ}}$  level activated normal mode transfer.

## Figure 7-25 Example of DREQ Level Activated Normal Mode Transfer

 $\overline{\text{DREQ}}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle after the end of the DMABCR write cycle for setting the transfer enabled state as the starting point.

When the  $\overline{\text{DREQ}}$  pin low level is sampled while acceptance by means of the  $\overline{\text{DREQ}}$  pin is possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC, the request is cleared. After the end of the write cycle, acceptance resumes,  $\overline{\text{DREQ}}$  pin low level sampling is performed again, and this operation is repeated until the transfer ends.

When the DMAC is activated, take any necessary steps to prevent an internal interrupt or  $\overline{\text{DREQ}}$  pin low level remaining from the end of the previous transfer, etc.

**Internal Interrupt after End of Transfer:** When the DTE bit is cleared to 0 by the end of transfer or an abort, the selected internal interrupt request will be sent to the CPU or DTC even if DTA is set to 1.

Also, if internal DMAC activation has already been initiated when operation is aborted, the transfer is executed but flag clearing is not performed for the selected internal interrupt even if DTA is set to 1.

An internal interrupt request following the end of transfer or an abort should be handled by the CPU as necessary.

**Channel Re-Setting:** To reactivate a number of channels when multiple channels are enabled, use exclusive handling of transfer end interrupts, and perform DMABCR control bit operations exclusively.

Note, in particular, that in cases where multiple interrupts are generated between reading and writing of DMABCR, and a DMABCR operation is performed during new interrupt handling, the DMABCR write data in the original interrupt handling routine will be incorrect, and the write may invalidate the results of the operations by the multiple interrupts. Ensure that overlapping DMABCR operations are not performed by multiple interrupts, and that there is no separation between read and write operations by the use of a bit-manipulation instruction.

Also, when the DTE and DTME bits are cleared by the DMAC or are written with 0, they must first be read while cleared to 0 before the CPU can write 1 to them.

## 8.3 Operation

## 8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation.

Figure 8-2 shows a flowchart of DTC operation.



Figure 8-2 Flowchart of DTC Operation

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Table 8-2 outlines the functions of the DTC.

# Section 9 I/O Ports

## 9.1 Overview

The H8S/2357 Group has 12 I/O ports (ports 1, 2, 3, 5, 6, and A to G), and one input-only port (port 4).

Table 9-1 summarizes the port functions. The pins of each port also have other functions.

Each port includes a data direction register (DDR) that controls input/output (not provided for the input-only port), a data register (DR) that stores output data, and a port register (PORT) used to read the pin states.

Ports A to E have a on-chip pull-up MOS function, and in addition to DR and DDR, have a MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up.

Port 3 and port A include an open-drain control register (ODR) that controls the on/off state of the output buffer PMOS.

Ports 1, and A to F can drive a single TTL load and 90 pF capacitive load, and ports 2, 3, 5, 6, and G can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a Darlington transistor when in output mode. Ports 1, A, B, and C can drive an LED (10 mA sink current).

Port 2, and pins  $6_4$  to  $6_7$  and  $A_4$  to  $A_7$ , are Schmitt-triggered inputs.

For block diagrams of the ports see Appendix C, I/O Port Block Diagrams.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1   Internal clock: counts on ø/4     1   0   Internal clock: counts on ø/16     1   Internal clock: counts on ø/64     1   0   External clock: counts on ø/64     1   0   External clock: counts on TCLKA pin input     1   External clock: counts on TCLKC pin input     1   External clock: counts on ø/1024     1   O     1   Counts on TCNT5 overflow/underflow	4	0	0	0	Internal clock: counts on ø/1 (Initial value)
1   0   Internal clock: counts on ø/16     1   Internal clock: counts on ø/64     1   0   External clock: counts on TCLKA pin input     1   External clock: counts on TCLKC pin input     1   External clock: counts on ø/1024     1   O     1   O     1   O     1   Counts on TCNT5 overflow/underflow				1	Internal clock: counts on ø/4
1   Internal clock: counts on ø/64     1   0   External clock: counts on TCLKA pin input     1   External clock: counts on TCLKC pin input     1   Internal clock: counts on Ø/1024     1   Counts on TCNT5 overflow/underflow			1	0	Internal clock: counts on ø/16
1   0   0   External clock: counts on TCLKA pin input     1   External clock: counts on TCLKC pin input     1   0   Internal clock: counts on Ø/1024     1   Counts on TCNT5 overflow/underflow				1	Internal clock: counts on ø/64
1   External clock: counts on TCLKC pin input     1   0   Internal clock: counts on ø/1024     1   Counts on TCNT5 overflow/underflow		1	0	0	External clock: counts on TCLKA pin input
1 0 Internal clock: counts on ø/1024   1 Counts on TCNT5 overflow/underflow				1	External clock: counts on TCLKC pin input
1 Counts on TCNT5 overflow/underflow			1	0	Internal clock: counts on ø/1024
				1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
		1	0	Internal clock: counts on ø/256
			1	External clock: counts on TCLKD pin input

Note: This setting is ignored when channel 5 is in phase counting mode.

### 10.2.2 Timer Mode Register (TMDR)

## Channel 0: TMDR0

## Channel 3: TMDR3

Bit :	7	6	5	4	3	2	1	0
	—	_	BFB	BFA	MD3	MD2	MD1	MD0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W
Channel 1: T	MDR1							
Channel 2: T	MDR2							
Channel 4: T	MDR4							
Channel 5: T	MDR5							
Bit :	7	6	5	4	3	2	1	0
			_	_	MD3	MD2	MD1	MD0
Initial value :	1	1	0	0	0	0	0	0
R/W :	_	—	_	_	R/W	R/W	R/W	R/W

**Examples of Cascaded Operation:** Figure 10-22 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, TGR1A and TGR2A have been designated as input capture registers, and TIOC pin rising edge has been selected.

When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGR1A, and the lower 16 bits to TGR2A.

TCNT1 clock		
TCNT1	H'03A1 H'03A2	
TCNT2 clock		
TCNT2	H'FFFF H'0000 H'0001	
TIOCA1, TIOCA2		
TGR1A	H'03A2	
TGR2A	X H'0000	

Figure 10-22 Example of Cascaded Operation (1)

Figure 10-23 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.



Figure 10-23 Example of Cascaded Operation (2)

#### 10.4.6 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle output can be selected as the output level in response to compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

• PWM mode 1



Figure 10-33 Phase Counting Mode Application Example

**Buffer Operation Timing:** Figures 10-40 and 10-41 show the timing in buffer operation.



Figure 10-40 Buffer Operation Timing (Compare Match)



Figure 10-41 Buffer Operation Timing (Input Capture)

## 14.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receivedata-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 14-12 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in the SCR. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DMAC or DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DMAC or DTC. The DMAC and DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DMAC or DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DMAC or DTC. The DMAC and DTC cannot be activated by an ERI interrupt request.

Also note that the DMAC cannot be activated by an SCI channel 2 interrupt.

and TEND flags are automatically cleared to 0 when data transfer is performed by the DMAC or DTC. In the event of an error, the SCI retransmits the same data automatically. The TEND flag remains cleared to 0 during this time, and the DMAC is not activated. Thus, the number of bytes specified by the SCI and DMAC are transmitted automatically even in retransmission following an error. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.

When performing transfer using the DMAC or DTC, it is essential to set and enable the DMAC or DTC before carrying out SCI setting. For details of the DMAC and DTC setting procedures, see section 7, DMA Controller, and section 8, Data Transfer Controller.

In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DMAC or DTC activation source, the DMAC or DTC will be activated by the RXI request, and transfer of the receive data will be carried out. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DMAC or DTC. If an error occurs, an error flag is set but the RDRF flag is not. Consequently, the DMAC or DTC is not activated, but instead, an ERI interrupt request is sent to the CPU. Therefore, the error flag should be cleared.

### 15.3.7 Operation in GSM Mode

**Switching the Mode:** When switching between Smart Card interface mode and software standby mode, the following switching procedure should be followed in order to maintain the clock duty.

- When changing from Smart Card interface mode to software standby mode
- [1] Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the value for the fixed output state in software standby mode.
- [2] Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
- [3] Write 0 to the CKE0 bit in SCR to halt the clock.
- [4] Wait for one serial clock period.During this interval, clock output is fixed at the specified level, with the duty preserved.
- [5] Write H'00 to SMR and SCMR.
- [6] Make the transition to the software standby state.
- · When returning to Smart Card interface mode from software standby mode
- [7] Exit the software standby state.
- [8] Set the CKE1 bit in SCR to the value for the fixed output state (current SCK pin state) when software standby mode is initiated.
- [9] Set Smart Card interface mode and output the clock. Signal generation is started with the normal duty.



Figure 19-32 Oscillation Stabilization Time, Programmer Mode Setup Time, and Power Supply Fall Sequence

## 19.13.10 Notes on Memory Programming

- When programming addresses which have previously been programmed, carry out auto-erasing before autoprogramming.
- When performing programming using PROM mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
- Notes: 1. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.
  - 2. Auto-programming should be performed once only on the same address block.

## **19.14** Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode, the RAM emulation function, and PROM mode are summarized below.

**Use the specified voltages and timing for programming and erasing:** Applied voltages in excess of the rating can permanently damage the device. Use a PROM programmer that supports Renesas Technology microcomputer device types with 128-kbyte on-chip flash memory.

Do not select the HN28F101 setting for the PROM programmer, and only use the specified socket adapter. Incorrect use will result in damaging the device.

**Powering on and off (see figures 19-33 to 19-35):** Do not apply a high level to the FWE pin until  $V_{CC}$  has stabilized. Also, drive the FWE pin low before turning off  $V_{CC}$ .

When applying or disconnecting  $V_{CC}$ , fix the FWE pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery.

**FWE application/disconnection (see figures 19-33 to 19-35):** FWE application should be carried out when MCU operation is in a stable condition. If MCU operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnection to prevent unintentional programming or erasing of flash memory:

• Apply FWE when the V<sub>CC</sub> voltage has stabilized within its rated voltage range. Apply FWE when oscillation has stabilized (after the elapse of the oscillation settling time).

• In boot mode, apply and disconnect FWE during a reset.



Figure 22-74 Basic Bus Timing (Three-State Access with One Wait State)

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
MOV	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	
	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs,@(d:16,ERd)	3				2	
	MOV.L ERs,@(d:32,ERd)	5				2	
	MOV.L ERs,@-ERd	2				2	1
	MOV.L ERs,@aa:16	3				2	
	MOV.L ERs,@aa:32	4				2	
MOVFPE	MOVFPE @:aa:16,Rd	Can not be u	used in the	H8S/2357 Gr	oup		
MOVTPE	MOVTPE Rs,@:aa:16	_					
MULXS	MULXS.B Rs,Rd	2					11
	MULXS.W Rs.ERd	2					19
MULXU	MULXU.B Rs,Rd	1					11
	MULXU.W Rs.ERd	1					19
NEG	NEG.B Rd	1					-
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
	· · · ·	•					

Instructic DR.L ERs, ER DRC #xx:8, CC DRC #xx:8, EX		1 R:W 2nd R:W NEXT R:W 2nd	2 R:W NEXT R:W NEXT	e	4	2	ω	7	ω	σ
et exception	Advanced	R:W VEC	R:W VEC+2	Internal operation, 1 state	R:W <sup>*5</sup>					
rrupt exception	Advanced	R:W <sup>*6</sup>	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W:M VEC	R:W VEC+2	Internal operation, 1 state	R:W*7
tes: 1. E/	is the c	ontents of ER	5. EAd is the co	ontents of ER6						

EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial value of R4L or R4. If n = 0, these bus cycles are not executed. с.

Repeated two times to save or restore two registers, three times for three registers, or four times for four registers. Start address after return.

- Start address of the program. Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation. Start address of the interrupt-handling routine. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
  - .∽ ∞

#### DMATCR—DMA Terminal Control Register H'FF01

DMAC



# DTVECR—DTC Vector Register H'FF37 DTC Bit : 7 6 5 4 3 2 1 SWDTE DTVEC6 DTVEC5 DTVEC4 DTVEC3 DTVEC2 DTVEC1 DT



Note: \* A value of 1 can always be written to the SWDTE bit, but 0 can only be written after 1 is read.



Figure C-6 (d) Port 6 Block Diagram (Pin P6<sub>3</sub>)