

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	13MHz
Connectivity	SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	87
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	120-TQFP
Supplier Device Package	120-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2357vte13v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	8.3.7	Block Transfer Mode	
	8.3.8	Chain Transfer	
	8.3.9	Operation Timing	
	8.3.10	Number of DTC Execution States	
	8.3.11	Procedures for Using DTC	
	8.3.12	Examples of Use of the D7TC	
8.4	Interru	pts	
8.5	Usage	Notes	
Sect	ion 9	I/O Ports	265
9.1	Overvi	ew	265
9.2	Port 1.		
, . <u> </u>	9.2.1	Overview	
	9.2.2	Register Configuration	
	9.2.3	Pin Functions	
9.3	Port 2.		
	9.3.1	Overview	
	9.3.2	Register Configuration	
	9.3.3	Pin Functions	
9.4	Port 3.		
	9.4.1	Overview	
	9.4.2	Register Configuration	
	9.4.3	Pin Functions	
9.5	Port 4.		
	9.5.1	Overview	
	9.5.2	Register Configuration	
	9.5.3	Pin Functions	
9.6	Port 5.		
	9.6.1	Overview	
	9.6.2	Register Configuration	
	9.6.3	Pin Functions	
9.7	Port 6.		
	9.7.1	Overview	
	9.7.2	Register Configuration	
	9.7.3	Pin Functions	
9.8	Port A		
	9.8.1	Overview	
	9.8.2	Register Configuration	
	9.8.3	Pin Functions	
	9.8.4	MOS Input Pull-Up Function (On-Chip ROM Version Only)	
9.9	Port B		
	9.9.1	Overview	
	9.9.2	Register Configuration (On-Chip ROM Version Only)	
	9.9.3	Pin Functions	
	9.9.4	MOS Input Pull-Up Function (On-Chip ROM Version Only)	
9.10	Port C		
	9.10.1	Overview	
	9.10.2	Register Configuration (On-Chip ROM Version Only)	
	9.10.3	Pin Functions	
	9.10.4	MOS Input Pull-Up Function (On-Chip ROM Version Only)	
9.11	Port D		
	9.11.1	Overview	

Rev.6.00 Oct.28.2004 page xiv of xxiv REJ09B0138-0600H

Table 5-3 Correspondence between Interrupt Sources and IPR Settings

		Bits
Register	6 to 4	2 to 0
IPRA	IRQ0	IRQ1
IPRB	IRQ2	IRQ4
	IRQ3	IRQ5
IPRC	IRQ6	DTC
	IRQ7	
IPRD	Watchdog timer	Refresh timer
IPRE	*	A/D converter
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3
IPRH	TPU channel 4	TPU channel 5
IPRI	8-bit timer channel 0	8-bit timer channel 1
IPRJ	DMAC	SCI channel 0
IPRK	SCI channel 1	SCI channel 2

Note: * Reserved bits. These bits cannot be modified and are always read as 1.

As shown in table 5-3, multiple interrupts are assigned to one IPR. Setting a value in the range from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding interrupt. The lowest priority level, level 0, is assigned by setting H'0, and the highest priority level, level 7, by setting H'7.

When interrupt requests are generated, the highest-priority interrupt according to the priority levels set in the IPR registers is selected. This interrupt level is then compared with the interrupt mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the CPU, and if the priority level of the interrupt is higher than the set mask level, an interrupt request is issued to the CPU.

5.2.3 IRQ Enable Register (IER)

Bit	:	7	6	5	4	3	2	1	0
	Ī	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value):	0	0	0	0	0	0	0	0
R/W	:	R/W							

IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ7 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E): These bits select whether IRQ7 to IRQ0 are enabled or disabled.

Bit n IRQnE	Description	
0	IRQn interrupts disabled	(Initial value)
1	IRQn interrupts enabled	

(n = 7 to 0)

5.6.2 Block Diagram



Figure 5-9 shows a block diagram of the DTC and DMAC interrupt controller.

Figure 5-9 Interrupt Control for DTC and DMAC

5.6.3 Operation

The interrupt controller has three main functions in DTC and DMAC control.

Selection of Interrupt Source: With the DMAC, the activation source is input directly to each channel. The activation source for each DMAC channel is selected with bits DTF3 to DTF0 in DMACR. Whether the selected activation source is to be managed by the DMAC can be selected with the DTA bit of DMABCR. When the DTA bit is set to 1, the interrupt source constituting that DMAC activation source is not a DTC activation source or CPU interrupt source.

For interrupt sources other than interrupts managed by the DMAC, it is possible to select DTC activation request or CPU interrupt request with the DTCE bit of DTCERA to DTCERF in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC has performed the specified number of data transfers and the transfer counter value is zero, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU after the DTC data transfer.

Determination of Priority: The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 7.6, Interrupts, and section 8.3.3, DTC Vector Table, for the respective priorities.

With the DMAC, the activation source is input directly to each channel.

Operation Order: If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

RENESAS

6.5 **DRAM Interface**

6.5.1 Overview

When the H8S/2357 Group is in advanced mode, external space areas 2 to 5 can be designated as DRAM space, and DRAM interfacing performed. With the DRAM interface, DRAM can be directly connected to the H8S/2357 Group. A DRAM space of 2, 4, or 8 Mbytes can be set by means of bits RMTS2 to RMTS0 in BCRH. Burst operation is also possible, using fast page mode.

6.5.2 Setting DRAM Space

Areas 2 to 5 are designated as DRAM space by setting bits RMTS2 to RMTS0 in BCRH. The relation between the settings of bits RMTS2 to RMTS0 and DRAM space is shown in table 6-5. Possible DRAM space settings are: one area (area 2), two areas (areas 2 and 3), and four areas (areas 2 to 5).

 Table 6-5
 Settings of Bits RMTS2 to RMTS0 and Corresponding DRAM Spaces

RMTS2	RMTS1	RMTS0	Area 5	Area 4	Area 3	Area 2
0	0	1	Normal space			DRAM space
	1	0	Normal space		DRAM space	
		1	DRAM space			

6.5.3 Address Multiplexing

With DRAM space, the row address and column address are multiplexed. In address multiplexing, the size of the shift of the row address is selected with bits MXC1 and MXC0 in MCR. Table 6-6 shows the relation between the settings of MXC1 and MXC0 and the shift size.

	MCR		Shift	Address Pins															
	MXC1	MXC0	Size	A ₂₃	to	A ₁₃	A ₁₂	A_{11}	A_{10}	A_9	A_8	A ₇	A_6	A_5	A_4	A_3	A_2	A_1	A_0
Row	0	0	8 bits	$A_{\scriptscriptstyle 23}$	to	A ₁₃	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8
address		1	9 bits	$A_{\scriptscriptstyle 23}$	to	A ₁₃	A ₁₂	A_{20}	A ₁₉	A ₁₈	A ₁₇	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9
	1	0	10 bits	$A_{\scriptscriptstyle 23}$	to	A ₁₃	A ₁₂	A_{11}	A_{20}	A ₁₉	A ₁₈	A ₁₇	A_{16}	A_{15}	A_{14}	A ₁₃	A_{12}	A_{11}	A_{10}
		1	Setting prohibited	_			_	_	_	—	_	_	—	_	_	_	_	_	_
Column address		—	_	A ₂₃	to	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A_9	A ₈	A ₇	A_6	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀

Table 6-6 Address Multiplexing Settings by Bits MXC1 and MXC0

6.5.4 Data Bus

If the bit in ABWCR corresponding to an area designated as DRAM space is set to 1, that area is designated as 8-bit DRAM space; if the bit is cleared to 0, the area is designated as 16-bit DRAM space. In 16-bit DRAM space, × 16-bit configuration DRAM can be connected directly.

In 8-bit DRAM space the upper half of the data bus, D_{15} to D_8 , is enabled, while in 16-bit DRAM space both the upper and lower halves of the data bus, D_{15} to D_0 , are enabled.

Access sizes and data alignment are the same as for the basic bus interface: see section 6.4.2, Data Size and Data Alignment.



Figure 7-34 Example of Single Address Transfer Using Write Data Buffer Function

When the write data buffer function is activated, the DMAC recognizes that the bus cycle concerned has ended, and starts the next operation. Therefore, $\overline{\text{DREQ}}$ pin sampling is started one state after the start of the DMA write cycle or single address transfer.

7.5.13 DMAC Multi-Channel Operation

The DMAC channel priority order is: channel 0 > channel 1, and channel A > channel B. Table 7-13 summarizes the priority order for DMAC channels.

Table 7-13 DMAC Channel Priority Order

Short Address Mode	Full Address Mode	Priority
Channel 0A	Channel 0	High
Channel 0B		
Channel 1A	Channel 1	
Channel 1B		Low

When the DMAC is activated, take any necessary steps to prevent an internal interrupt or $\overline{\text{DREQ}}$ pin low level remaining from the end of the previous transfer, etc.

Internal Interrupt after End of Transfer: When the DTE bit is cleared to 0 by the end of transfer or an abort, the selected internal interrupt request will be sent to the CPU or DTC even if DTA is set to 1.

Also, if internal DMAC activation has already been initiated when operation is aborted, the transfer is executed but flag clearing is not performed for the selected internal interrupt even if DTA is set to 1.

An internal interrupt request following the end of transfer or an abort should be handled by the CPU as necessary.

Channel Re-Setting: To reactivate a number of channels when multiple channels are enabled, use exclusive handling of transfer end interrupts, and perform DMABCR control bit operations exclusively.

Note, in particular, that in cases where multiple interrupts are generated between reading and writing of DMABCR, and a DMABCR operation is performed during new interrupt handling, the DMABCR write data in the original interrupt handling routine will be incorrect, and the write may invalidate the results of the operations by the multiple interrupts. Ensure that overlapping DMABCR operations are not performed by multiple interrupts, and that there is no separation between read and write operations by the use of a bit-manipulation instruction.

Also, when the DTE and DTME bits are cleared by the DMAC or are written with 0, they must first be read while cleared to 0 before the CPU can write 1 to them.

The number of execution states is calculated from the formula below. Note that Σ means the sum of all transfers activated by one activation event (the number in which the CHNE bit is set to 1, plus 1).

Number of execution states = $I \cdot S_I + \Sigma (J \cdot S_J + K \cdot S_K + L \cdot S_L) + M \cdot S_M$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is set, and data is transferred from the on-chip ROM to an internal I/O register, the time required for the DTC operation is 13 states. The time from activation to the end of the data write is 10 states.

8.3.11 Procedures for Using DTC

Activation by Interrupt: The procedure for using the DTC with interrupt activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- [5] After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

Activation by Software: The procedure for using the DTC with software activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.

8.3.12 Examples of Use of the D7TC

(1) Normal Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

- [1] Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the SCI RDR address in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.

- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception data full (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- [5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- [6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform wrap-up processing.

(2) Chain Transfer

An example of DTC chain transfer is shown in which pulse output is performed using the PPG. Chain transfer can be used to perform pulse output data transfer and PPG output trigger cycle updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chain transfer, and normal mode transfer to the TPU's TGR in the second half. This is because clearing of the activation source and interrupt generation at the end of the specified number of transfers are restricted to the second half of the chain transfer (transfer when CHNE = 0).

- [1] Perform settings for transfer to the PPG's NDR. Set MRA to source address incrementing (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), repeat mode (MD1 = 0, MD0 = 1), and word size (Sz = 1). Set the source side as a repeat area (DTS = 1). Set MRB to chain mode (CHNE = 1, DISEL = 0). Set the data table start address in SAR, the NDRH address in DAR, and the data table size in CRAH and CRAL. CRB can be set to any value.
- [2] Perform settings for transfer to the TPU's TGR. Set MRA to source address incrementing (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), normal mode (MD1 = MD0 = 0), and word size (Sz = 1). Set the data table start address in SAR, the TGRA address in DAR, and the data table size in CRA. CRB can be set to any value.
- [3] Locate the TPU transfer register information consecutively after the NDR transfer register information.
- [4] Set the start address of the NDR transfer register information to the DTC vector address.
- [5] Set the bit corresponding to TGIA in DTCER to 1.
- [6] Set TGRA as an output compare register (output disabled) with TIOR, and enable the TGIA interrupt with TIER.
- [7] Set the initial output value in PODR, and the next output value in NDR. Set bits in DDR and NDER for which output is to be performed to 1. Using PCR, select the TPU compare match to be used as the output trigger.
- [8] Set the CST bit in TSTR to 1, and start the TCNT count operation.
- [9] Each time a TGRA compare match occurs, the next output value is transferred to NDR and the set value of the next output trigger period is transferred to TGRA. The activation source TGFA flag is cleared.
- [10] When the specified number of transfers are completed (the TPU transfer CRA value is 0), the TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

(3) Software Activation

An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means of software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

Selection Method and Pin Functions

Pin

P1₆/PO14/TIOCA2 The pin function is switched as shown below according to the combination of the TPU channel 2 setting by bits MD3 to MD0 in TMDR2, bits IOA3 to IOA0 in TIOR2, bits CCLR1 and CCLR0 in TCR2, bit NDER14 in NDERH, and bit P16DDR.

TPU Channel 2 Setting	Table Below (1)	Та	ble Below	(2)
P16DDR	—	0	1	1
NDER14	—	_	0	1
Pin function	TIOCA2 output	P1 ₆ input	P1 ₆ output	PO14 output
		TIC	OCA2 inpu	t *1

Note:	1.	TIOCA2 input when	MD3 to MD0 =	B'0000. B'01××	and $IOA3 = 1$.
			11100 10 11100 -	D 0000, D 01/00	10, 10, 10, 10, 10

TPU Channel						
2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0000	, B'01××	B'001×	B'0011	B'00	D11
IOA3 to IOA0	B'0000	B'0001 to	B'××00	Oth	er than B'×	×00
	B'0100	B'0011				
	B'1×××	B'0101 to				
		B'0111				
CCLR1,	_	_	_	_	Other	B'01
CCLR0					than B'01	
Output	—	Output	_	PWM	PWM	—
function		compare		mode 1	mode 2	
		output		output *2	output	
					×:	Don't care

Note: 2. TIOCB2 output is disabled.

9.4 Port 3

9.4.1 Overview

Port 3 is a 6-bit I/O port. Port 3 pins also function as SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1). Port 3 pin functions are the same in all operating modes.

Figure 9-3 shows the port 3 pin configuration.



Figure 9-3 Port 3 Pin Functions

9.4.2 Register Configuration

Table 9-6 shows the port 3 register configuration.

Table 9-6Port 3 Registers

Name	Abbreviation	R/W	Initial Value* ²	Address*1
Port 3 data direction register	P3DDR	W	H'00	H'FEB2
Port 3 data register	P3DR	R/W	H'00	H'FF62
Port 3 register	PORT3	R	Undefined	H'FF52
Port 3 open drain control register	P3ODR	R/W	H'00	H'FF76

Notes: 1. Lower 16 bits of the address.

2. Value of bits 5 to 0.

Port 3 Data Direction Register (P3DDR)

Bit	:	7	6	5	4	3	2	1	0
		—	—	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial valu	e :	Undefined	Undefined	0	0	0	0	0	0
R/W	:	—	—	W	W	W	W	W	W

P3DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 3. Bits 7 and 6 are reserved. P3DDR cannot be read; if it is, an undefined value will be read.

Setting a P3DDR bit to 1 makes the corresponding port 3 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

10.4.5 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 (channel 4) counter clock upon overflow/underflow of TCNT2 (TCNT5) as set in bits TPSC2 to TPSC0 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10-6 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counter operates independently in phase counting mode.

Table 10-6 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits	
Channels 1 and 2	TCNT1	TCNT2	
Channels 4 and 5	TCNT4	TCNT5	

Example of Cascaded Operation Setting Procedure: Figure 10-21 shows an example of the setting procedure for cascaded operation.



Figure 10-21 Cascaded Operation Setting Procedure

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin. After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10-36 shows output compare output timing.



Figure 10-36 Output Compare Output Timing

Input Capture Signal Timing: Figure 10-37 shows input capture signal timing.



Figure 10-37 Input Capture Input Signal Timing

Timing for Counter Clearing by Compare Match/Input Capture: Figure 10-38 shows the timing when counter clearing by compare match occurrence is specified, and figure 10-39 shows the timing when counter clearing by input capture occurrence is specified.

19.20.2 RAM Overlap



An example in which flash memory block area EB1 is overlapped is shown below.

Figure 19-52 Example of RAM Overlap Operation

Example in Which Flash Memory Block Area EB1 is Overlapped

- 1. Set bits RAMS, RAM2, RAM1, and RAM0 in RAMER to 1, 0, 0, 1, to overlap part of RAM onto the area (EB1) for which real-time programming is required.
- 2. Real-time programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAM overlap.
- 4. The data written in the overlapping RAM is written into the flash memory space (EB1).
- Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all blocks regardless of the value of RAM2, RAM1, and RAM0 (emulation protection). In this state, setting the P or E bit in flash memory control register 1 (FLMCR1) will not cause a transition to program mode or erase mode. When actually programming a flash memory area, the RAMS bit should be cleared to 0.
 - 2. A RAM area cannot be erased by execution of software in accordance with the erase algorithm while flash memory emulation in RAM is being used.
 - 3. Block area EB0 includes the vector table. When performing RAM emulation, the vector table is needed by the overlap RAM.



Figure 22-41 Basic Bus Timing (Three-State Access)

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Current dissipation* ²	Normal operation	_* ⁴	_	23 (3.0 V)	62)	mA	f = 10 MHz
	Sleep mode	_	_	16 (3.0 V)	42)	mA	f = 10 MHz
	Standby		—	0.01	5.0	μA	$T_a \le 50^\circ C$
	mode*3		—	_	20.0		50°C < T _a
Analog power supply current	During A/D and D/A conversion	Al _{cc}	—	0.2 (3.0 V)	2.0	mA	
	Idle		_	0.01	5.0	μA	_
Reference current	During A/D and D/A conversion	Al _{cc}	—	1.4 (3.0 V)	3.0	mA	
	Idle		_	0.01	5.0	μA	_
RAM standby v	oltage	V _{RAM}	2.0	_	_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV_{cc} , AV_{ss} , and V_{ref} pins open.

Connect AV $_{\rm CC}$ and V $_{\rm ref}$ to V $_{\rm CC}$, and connect AV $_{\rm SS}$ to V $_{\rm SS}.$

2. Current dissipation values are for V_{IH} min = V_{cc} –0.5 V and V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.

3. The values are for V_{_{RAM}} \leq V $_{_{CC}}$ < 2.7 V, V $_{_{IH}}$ min = V $_{_{CC}}$ \times 0.9, and V $_{_{IL}}$ max = 0.3 V.

4. I_{cc} depends on V_{cc} and f as follows:

 $I_{cc} max = 1.0 (mA) + 1.1 (mA/(MHz \times V)) \times V_{cc} \times f [normal mode]$ $I_{cc} max = 1.0 (mA) + 0.75 (mA/(MHz \times V)) \times V_{cc} \times f [sleep mode]$

Table 22-24 DC Characteristics (3)

Conditions: $V_{CC} = 3.0$ to 5.5 V, $AV_{CC} = 3.0$ to 5.5 V, $V_{ref} = 3.0$ V to AV_{CC} , $V_{ss} = AV_{ss} = 0$ V*¹, $T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Port 2,	V _T ⁻	$V_{cc} imes 0.2$	_	_	V	
trigger input	$P6_4$ to $P6_7$, PA to PA	V_{T}^{+}	—	—	$V_{cc} imes 0.7$	V	
voltage	174 101777	$V_{T}^{+}-V_{T}^{-}$	$V_{cc} imes 0.07$		—	V	
Input high voltage	$\frac{\overline{\text{RES}}, \overline{\text{STBY}},}{\text{NMI}, \text{MD}_2}$ to MD ₀	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} +0.3	V	
	EXTAL	-	$V_{cc} imes 0.7$	—	V _{cc} +0.3	V	_
	Ports 1, 3, 5, B to G, P6 ₀ to P6 ₃ , PA ₀ to PA ₃	-	$V_{cc} \times 0.7$	_	V _{cc} +0.3	V	_
	Port 4	-	$V_{cc} \times 0.7$	_	AV _{cc} +0.3	V	_
Input low voltage	$\overline{\text{RES}}, \overline{\text{STBY}}, \\ \text{MD}_2 \text{ to } \text{MD}_0$	V _{IL}	-0.3	_	$V_{cc} imes 0.1$	V	
	NMI, EXTAL, Ports 1, 3 to 5, B to G, P6 ₀ to P6 ₃ ,	-	-0.3	_	$V_{cc} \times 0.2$	V	V _{cc} < 4.0 V
	PA ₀ to PA ₃				0.8		V_{cc} = 4.0 to 5.5 V

			Inst	Ad	dres	ssinç Len	gth gth	de/ (Bytes	s)						
		əziS br			(uS	+u83@/u		e (),	Operation		Condi	ition	Code	No. of State	s*1
	Mnemonic	Obera	XX#	⊌≡⊡~ ки	שבאו B.b)@	@-EF	@99	⊎(d,H		Branching Condition	H H	Z	C <	Advancec	
Bcc	BRA d:8(BT d:8)							5	if condition is true then	Always				- 2	
	BRA d:16(BT d:16)						•	+	PC←PC+d					- 3	
	BRN d:8(BF d:8)							2	else next;	Never				- 2	
	BRN d:16(BF d:16)						-	+						- 3	
	BHI d:8	Ι						2		CVZ=0	 			- 2	
	BHI d:16						•	4						- 3	
	BLS d:8							2		CvZ=1				- 2	
	BLS d:16						•	+						- 3	
	BCC d:B(BHS d:8)							2		C=0				- 2	
	BCC d:16(BHS d:16)						-	+						- 3	
	BCS d:8(BLO d:8)							5		C=1		<u> </u>		- 2	
	BCS d:16(BLO d:16)						•	4						- 3	
	BNE d:8	Ι						5		Z=0				- 2	
	BNE d:16				_		-	4						33	
	BEQ d:8							5		Z=1				- 2	
	BEQ d:16						-	+						- 3	
	BVC d:8							5		V=0				- 2	
	BVC d:16						•	4						3	

(6) **Branch Instructions**

	10th byte																													
	9th byte																										isp	isp		
	8th byte																										q	q		
	7th byte																													
n Format	6th byte																								sp	sp	A 0	0 4	-	
Instructio	5th byte																								di	di	6 B	9 9	-	
	4th byte																						1 erd 0	1 erd 0	1 erd 0	1 erd 0	0 erd 0	0 erd 0	1 erd 0	
	3rd byte																						6 9	6 9	ц 9	ц 9	7 8	7 8	0 9	4
	nd byte	P	P	p	P	3 0 erd	- 0 erd	p	P	Þ	P	3 0 erd	0 erd	Ld	Þ	Þ	P	3 0 erd	r 0 erd	0	p	P	0	-	0	-	0 1	-	0	
	6 5	-	-	÷.	+	-	+	0	0	` 0	•	0	0	1	-		+		-	-	5	N	-	-	-	-	4	-	+	
	1st by	 -											-							0	0	0	0	0	0	0	0	0	0	- -
	Size	m	ш	×	>	_	_	ш	ш	>	>	_	_	В	ш	>	>	_	_		ш	ш	>	>	>	8	N	>	≥	×
Mnemonic		SHAR.B Rd	SHAR.B #2, Rd	SHAR.W Rd	SHAR.W #2, Rd	SHAR.L ERd	SHAR.L #2, ERd	SHLL.B Rd	SHLL.B #2, Rd	SHLL.W Rd	SHLL.W #2, Rd	SHLL.L ERd	SHLL.L #2, ERd	SHLR.B Rd	SHLR.B #2, Rd	SHLR.W Rd	SHLR.W #2, Rd	SHLR.L ERd	SHLR.L #2, ERd	SLEEP	STC.B CCR,Rd	STC.B EXR,Rd	STC.W CCR,@ERd	STC.W EXR,@ERd	STC.W CCR, @(d:16, ERd)	STC.W EXR, @(d:16, ERd)	STC.W CCR, @(d:32, ERd)	STC.W EXR, @(d:32, ERd)	STC.W CCR,@-ERd	CTO W EXD @ EDd
Instruc-	tion	SHAR				1	1	SHLL						SHLR	1	1	1	1	1	SLEEP	STC									



Rev.6.00 Oct.28.2	004 page 967 of 1016	;
	REJ09B0138-0600H	



Figure C-7 (b) Port A Block Diagram (Pin PA₄)



Figure C-12 (e) Port F Block Diagram (Pin PF₄)