

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	20MHz
Connectivity	SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	87
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	128-BFQFP
Supplier Device Package	128-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2398f20v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(3) Hardware Standby Mode: A transition to hardware standby mode is made when the STBY pin goes low. In hardware standby mode, the CPU and clock halt and all MCU operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

# 2.9 Basic Timing

# 2.9.1 Overview

The CPU is driven by a system clock, denoted by the symbol ø. The period from one rising edge of ø to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space.

# 2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 2-14 shows the on-chip memory access cycle. Figure 2-15 shows the pin states.



Figure 2-14 On-Chip Memory Access Cycle

# 5.5 Usage Notes

# 5.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared.

Figure 5-8 shows an example in which the TGIEA bit in the TPU's TIER0 register is cleared to 0.



Figure 5-8 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

## 5.5.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

Figure 7-11 illustrates operation in normal mode.



Figure 7-11 Operation in Normal Mode

Transfer requests (activation sources) are external requests and auto-requests.

With auto-request, the DMAC is only activated by register setting, and the specified number of transfers are performed automatically. With auto-request, cycle steal mode or burst mode can be selected. In cycle steal mode, the bus is released to another bus master each time a transfer is performed. In burst mode, the bus is held continuously until transfer ends.

in	Selection	Method	and Pir	n Functions

Ρ

P2,/PO1/TIOCB3 The pin function is switched as shown below according to the combination of the TPU channel 3 setting by bits MD3 to MD0 in TMDR3, bits IOB3 to IOB0 in TIOR3H, bits CCLR2 to CCLR0 in TCR3, bit NDER1 in NDERL, and bit P21DDR.

TPU Channel 3 Setting	Table Below (1)	Ta	ble Below	(2)
P21DDR	—	0	1	1
NDER1	—	—	0	1
Pin function	TIOCB3 output	P2₁ input	P2 <sub>1</sub> output	PO1 output
		TI	OCB3 inpu	ıt *

Note: \* TIOCB3 input when MD3 to MD0 = B'0000, and IOB3 to IOB0 =  $B'10 \times \times$ .

TPU Channel 3 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'0010		B'0011	
IOB3 to IOB0	B'0000 B'0100 B'1×××	B'0001 to B'0011 B'0101 to B'0111	_	B'××00	Other tha	an B'××00
CCLR2 to CCLR0	_	_	_		Other than B'010	B'010
Output function	—	Output compare output		—	PWM mode 2 output	_
					×:	Don't care

Pin	Selection Meth	od and Pi	n Fun	ctior	ns				
P6 <sub>3</sub> /TEND1	The pin function bit TEE1 in the I	is switche DMAC DM	d as s ATCR	showi R, anc	n below ac I bit P63DI	cording to DR.	the co	ombir	nation of
	TEE1			(	0			1	1
	P63DDR		0			1		_	_
	Pin function	P6 <sub>3</sub> in	put pi	n	P6 <sub>3</sub> out	tput pin	TE	END1	output
P6 <sub>2</sub> /DREQ1	The pin function	is switche	d as s	showi	n below ac	cording to	bit P6	2DD	R.
	P62DDR		(	)			1	1	
	Pin function	F	P62 inp	out pi	n	Р	6 <sub>2</sub> out	put p	in
					DERQ	1 input			
		L							
P6 <sub>1</sub> /TEND0/CS5	The pin function bit TEE0 in the I	is switche DMAC DM	ed as s ATCR	showi R, and	n below ac I bit P61DI	cording to DR.	the co	ombir	nation of
	Mode		Mod	e 7*		N	lodes	4 to 6	6*
	TEE0		0		1		0		1
	P61DDR	0	1		_	0	1		_
	Pin function	P6₁ input pin	P( outpu	6₁ ut pin	TEND0 output	P6₁ input pin	CS outpu	35 ut pin	TEND0 output
	Note: * Modes 6	and 7 are	e prov	ided i	n the on-c	hip ROM v	rersior	n only	/.
P6 <sub>0</sub> /DREQ0/CS4	The pin function	is switche	ed as s	showi	n below ac	cording to	bit P6	60DD	R.
	Mode		Mod	e 7*		N	lodes	4 to 6	6*
	P60DDR	0			1	0			1
	Pin function	P6₀ inpu	t pin	P6 <sub>0</sub>	output pin	P6 <sub>0</sub> inpu	t pin	CS4	output pin
			1		DREQ	0 input			
	Note: * Modes 6	and 7 are	e prov	ided i	n the on-c	hip ROM v	rersior	n only	<i>.</i>

For details of PWM modes, see section 10.4.6, PWM Modes.



Figure 10-15 Example of Synchronous Operation

**Status Flag Clearing Timing:** After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC or DMAC is activated, the flag is cleared automatically. Figure 10-46 shows the timing for status flag clearing by the CPU, and figure 10-47 shows the timing for status flag clearing by the DTC or DMAC.



Figure 10-46 Timing for Status Flag Clearing by CPU



Figure 10-47 Timing for Status Flag Clearing by DTC/DMAC Activation

# 11.4 Usage Notes

**Operation of Pulse Output Pins:** Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When output by another peripheral function is enabled, the corresponding pins cannot be used for pulse output. Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of the usage of the pins.

Pin functions should be changed only under conditions in which the output trigger event will not occur.

**Note on Non-Overlapping Output:** During non-overlapping operation, the transfer of NDR bit values to PODR bits takes place as follows.

- NDR bits are always transferred to PODR bits at compare match A.
- At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.

Figure 11-10 illustrates the non-overlapping pulse output operation.



Figure 11-10 Non-Overlapping Pulse Output

## 12.2.6 Module Stop Control Register (MSTPCR)



MSTPCR is a 16-bit readable/writable register that performs module stop mode control.

When the MSTP12 bit in MSTPCR is set to 1, the 8-bit timer operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 12—Module Stop (MSTP12): Specifies the 8-bit timer module stop mode.

Bit 12		
MSTP12	Description	
0	8-bit timer module stop mode cleared	
1	8-bit timer module stop mode set	(Initial value)

# 12.5 Sample Application

In the example below, the 8-bit timer is used to generate a pulse output with a selected duty cycle, as shown in figure 12-9. The control bits are set as follows:

- [1] In TCR, bit CCLR1 is cleared to 0 and bit CCLR0 is set to 1 so that the timer counter is cleared when its value matches the constant in TCORA.
- [2] In TCSR, bits OS3 to OS0 are set to B'0110, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with a pulse width determined by TCORB. No software intervention is required.



Figure 12-9 Example of Pulse Output

## 13.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written to by a word transfer instruction. They cannot be written to with byte instructions.

Figure 13-2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. For a write to TCNT, the upper byte of the written word must contain H'5A and the lower byte must contain the write data. For a write to TCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to TCNT or TCSR.



Figure 13-2 Format of Data Written to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written to by word transfer instruction to address H'FFBE. It cannot be written to with byte instructions.

Figure 13-3 shows the format of data written to RSTCSR. The method of writing 0 to the WOVF bit differs from that for writing to the RSTE and RSTS bits.

To write 0 to the WOVF bit, the write data must have H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0, but has no effect on the RSTE and RSTS bits. To write to the RSTE and RSTS bits, the upper byte must contain H'5A and the lower byte must contain the write data. This writes the values in bits 6 and 5 of the lower byte into the RSTE and RSTS bits, but has no effect on the WOVF bit.



Figure 13-3 Format of Data Written to RSTCSR

**Reading TCNT, TCSR, and RSTCSR:** These registers are read in the same way as other registers. The read addresses are H'FFBC for TCSR, H'FFBD for TCNT, and H'FFBF for RSTCSR.

## RENESAS

**Bit 3—Parity Error (PER):** Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.

Bit 3 PER	Description	
0	[Clearing condition]	(Initial value)*1
	When 0 is written to PER after reading PER = 1	
1	[Setting condition] When, in reception, the number of 1 bits in the receive data plus the match the parity setting (even or odd) specified by the $O/\overline{E}$ bit in SMF	parity bit does not R* <sup>2</sup>

Notes: 1. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

2. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.

**Bit 2—Transmit End (TEND):** Indicates that there is no valid data in TDR when the last bit of the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

Bit 2		
TEND	Description	
0	[Clearing conditions]	
	<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>	
	• When the DMAC or DTC is activated by a TXI interrupt and write	data to TDR
1	[Setting conditions]	(Initial value)
	When the TE bit in SCR is 0	
	• When TDRE = 1 at transmission of the last bit of a 1-byte serial tr	ansmit character

**Bit 1—Multiprocessor Bit (MPB):** When reception is performed using multiprocessor format in asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

Bit 1 MPB	Description	
0	[Clearing condition] When data with a 0 multiprocessor bit is received	(Initial value)*
1	[Setting condition] When data with a 1 multiprocessor bit is received	

Note: \* Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.

# 15.3 Operation

# 15.3.1 Overview

The main functions of the Smart Card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of 1 bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit.
- If the error signal is sampled during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer.
- Only asynchronous communication is supported; there is no clocked synchronous communication function.

## 15.3.2 Pin Connections

Figure 15-2 shows a schematic diagram of Smart Card interface related pin connections.

In communication with an IC card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected with the LSI pin. The data transmission line should be pulled up to the  $V_{CC}$  power supply with a resistor.

When the clock generated on the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. No connection is needed if the IC card uses an internal clock.

LSI port output is used as the reset signal.

Other pins must normally be connected to the power supply or ground.



## Figure 15-2 Schematic Diagram of Smart Card Interface Pin Connections

Note: If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.



Figure 15-4 Example of Transmission Processing Flow



Figure 19-33 Powering On/Off Timing (Boot Mode)



Figure 22-49 External Bus Request Output Timing

# (4) DMAC Timing

Table 22-17 lists the DMAC timing.

#### Table 22-17 DMAC Timing

Conditions:

s:  $V_{CC} = 5.0 V \pm 10\%$ ,  $AV_{CC} = 5.0 V \pm 10\%$ ,  $V_{ref} = 4.5 V$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 V$ ,  $\phi = 10$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}C$  (regular specifications),  $T_a = -40$  to  $+85^{\circ}C$  (wide-range specifications)

			Condition		Test
Item	Symbol	Min	Max	Unit	Conditions
DREQ setup time	t <sub>DRQS</sub>	30	_	ns	Figure 22-53
DREQ hold time	t <sub>DRQH</sub>	10	—		
TEND delay time	t <sub>TED</sub>	—	20		Figure 22-52
DACK delay time 1	t <sub>DACD1</sub>	—	20	ns	Figure 22-50,
DACK delay time 2	t <sub>DACD2</sub>	—	20		Figure 22-51

Se	
Instruction	
A-1	
Table	

# (1) Data Transfer Instructions

			sul	Ac	ddre	ssi n Le	ng N engt	h (E	e/ 3yte	s)							
		erand Size			L L L L L L L L L L L L L L L L L L L	ссы) 1 ссы) 1 ссы)	בעוו/@בעוו+	A,PC)	ee			Con	ditio	o uo	Sode	<u>ک</u>	Vo. of States* <sup>1</sup>
	Mnemonic	obe	xx#	uЯ	90 E	ຍ ((	e@	)@	00		Operation	<u>т</u> -	z	Ν	>	с U	Advanced
MOV	MOV.B #xx:8,Rd	В	2								#xx:8→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		~
	MOV.B Rs,Rd	В		2							Rs8→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		÷
	MOV.B @ERs,Rd	В			2						@ERs→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		2
	MOV.B @(d:16,ERs),Rd	ш			-	4					@(d:16,ERs)→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		с
	MOV.B @(d:32,ERs),Rd	В				~					@(d:32,ERs)→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		5
	MOV.B @ERs+,Rd	В					-				@ERs→Rd8,ERs32+1→ERs32		$\leftrightarrow$	$\leftrightarrow$	0		ю
	MOV.B @aa:8,Rd	В					~				@aa:8→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		2
	MOV.B @aa:16,Rd	В					ষ				@aa:16→Rd8		$\leftrightarrow$	$\leftrightarrow$	0	1	З
	MOV.B @aa:32,Rd	В					9				@aa:32→Rd8		$\leftrightarrow$	$\leftrightarrow$	0		4
	MOV.B Rs, @ERd	В			2						Rs8→@ERd		$\leftrightarrow$	$\leftrightarrow$	0		2
	MOV.B Rs, @ (d:16,ERd)	В				4					Rs8→@(d:16,ERd)		$\leftrightarrow$	$\leftrightarrow$	0		с
	MOV.B Rs, @ (d:32,ERd)	۵				~					Rs8→@(d:32,ERd)		$\leftrightarrow$	$\leftrightarrow$	0		5
	MOV.B Rs, @-ERd	۵									ERd32-1 $\rightarrow$ ERd32,Rs8 $\rightarrow$ @ERd		$\leftrightarrow$	$\leftrightarrow$	0		e
	MOV.B Rs,@aa:8	ш									Rs8→@aa:8		$\leftrightarrow$	$\leftrightarrow$	0		2
	MOV.B Rs,@aa:16	В				-	4				Rs8→@aa:16		$\leftrightarrow$	$\leftrightarrow$	0	1	3
	MOV.B Rs,@aa:32	В					9				Rs8→@aa:32		$\leftrightarrow$	$\leftrightarrow$	0		4
	MOV.W #xx:16,Rd	N	4								#xx:16→Rd16		$\leftrightarrow$	$\leftrightarrow$	0		2
	MOV.W Rs,Rd	V		2							Rs16→Rd16		$\leftrightarrow$	$\leftrightarrow$	0		1
	MOV.W @ERs.Rd	3			2						@ERs→Rd16		$\leftrightarrow$	$\leftrightarrow$	0		0

			Inst	Add	ress on L	ing eng	Mod th (E	e/ 3yte	s)				
		erand Size		uЯ	(nЯ∃,b	-ERn/@ERn+	q,PC)	0 99 0			Condition	Code	No. of States* <sup>1</sup>
	Mnemonic	d0	ua xx#	30	)@	-@	)@	00	_	Operation	I H N Z	<ul> <li>C</li> <li>C</li> </ul>	Advanced
EXTS	EXTS.W Rd	Μ	2	L						( bit 7> of Rd16) $\rightarrow$	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ - \\ - \\ - \end{array}$	0	Ļ
										( bit 15 to 8> of Rd16)			
	EXTS.L ERd	_	2							( bit 15> of ERd32)→	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ - \\ - \\ - \\ - \end{array}$	0	Ţ
										( bit 31 to 16> of ERd32)			
TAS	TAS @ERd*3	В		4						@ERd-0→CCR set, (1)→	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ - \\ - \\ - \end{array}$	0	4
										( bit 7> of @ERd)			
MAC	MAC @ERn+, @ERm+	Can	not	be u	sedi	n the	H8	S/23	157 G	broup			[2]
CLRMAC	CLRMAC												
LDMAC	LDMAC ERs, MACH	-											
	LDMAC ERS, MACL												
STMAC	STMAC MACH, ERd												
	STMAC MACL, ERd												

	10th byte																													
	9th byte														sp						sp									
	8th byte														di						di									
	7th byte						sp											so						SC						
on Format	6th byte						di							sp	2 0 erd		bs	al		sp	A 0 ers		SC	al						
Instructio	5th byte			bs						ps	١M			qi	9 9		а			di	6 B		a							
	4th byte		bs	a		sp	A rs		bs		N		0 ers 0 erd	0 ers 0 erd	0 ers 0	0 ers 0 erd	0 0 erd	2 0 erd	1 erd 0 ers	1 erd 0 ers	0 erd 0	1 erd 0 ers	8 0 ers	A 0 ers	d		rs rd	rs 0 erd		
	3rd byte		a			di	6 B		а				9	6 F	7 8	6 D	6 B	6 B	6 9	6 F	7 8	0 9	9 9	6 B	S/2357 Grou		5 0	5 2		
	2nd byte	ers rd	0 rd	2 rd	erd rs	erd rs	erd 0	erd rs	8 rs	A rs	0 0 erd	ers 0 erd	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	sed in the H8		0 C	0 0	rs rd	rs 0 erd
	byte	D	В	В	9	н.	8	0	В	В	A	F F	-	1	-	1	1	-	1	1	1	-	-	1	nnot be u		-	-	0	2
	1st	9	9	9	9	9	7	9	9	9	7	0	0	0	0	0	0	0	0	0	0	0	0	0	Car		0	0	5	5
Ci-C	2120	≥	≥	≥	≥	× (	M (	≥	×	×	-	-	_	ЧL	L d	-		-		) L	*1 L	_	-		В	В	ш	≥	۵	8
Mnemonic		MOV.W @ERs+,Rd	MOV.W @aa:16,Rd	MOV.W @aa:32,Rd	MOV.W Rs,@ERd	MOV.W Rs,@(d:16,ERd	MOV.W Rs,@(d:32,ERd	MOV.W Rs,@-ERd	MOV.W Rs,@aa:16	MOV.W Rs,@aa:32	MOV.L #xx:32,ERd	MOV.L ERS, ERd	MOV.L @ERs,ERd	MOV.L @(d:16,ERs),ER	MOV.L @(d:32,ERs),ER	MOV.L @ERs+,ERd	MOV.L @aa:16 ,ERd	MOV.L @aa:32 ,ERd	MOV.L ERs, @ERd	MOV.L ERs, @ (d:16,ERd	MOV.L ERs, @(d:32,ERd)	MOV.L ERs, @-ERd	MOV.L ERs,@aa:16	MOV.L ERs,@aa:32	MOVFPE @aa:16,Rd	MOVTPE Rs,@aa:16	MULXS.B Rs,Rd	MULXS.W Rs,ERd	MULXU.B Rs,Rd	MULXU.W Rs,ERd
Instruc- tion		MOV																							MOVFPE	MOVTPE	MULXS		MULXU	



Figure C-2 (c) Port 2 Block Diagram (Pins P2<sub>3</sub> and P2<sub>5</sub>)