



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 50K Logic Modules  |
| Operating Temperature   | -40°C ~ 100°C (TJ)  |
| Package / Case          | 896-BGA   |
| Supplier Device Package | 896-FBGA (31x31)  |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s050-1fgg896i">https://www.e-xfl.com/product-detail/microchip-technology/m2s050-1fgg896i</a> |

# Figures

---

|           |   |     |
|-----------|---|-----|
| Figure 1  | High Temperature Data Retention (HTR)                             | 9   |
| Figure 2  | Timing Model  | 15  |
| Figure 3  | Input Buffer AC Loading   | 17  |
| Figure 4  | Output Buffer AC Loading  | 18  |
| Figure 5  | Tristate Buffer for Enable Path Test Point                        | 19  |
| Figure 6  | Timing Model for Input Register                                   | 65  |
| Figure 7  | I/O Register Input Timing Diagram                                 | 66  |
| Figure 8  | Timing Model for Output/Enable Register                           | 68  |
| Figure 9  | I/O Register Output Timing Diagram                                | 69  |
| Figure 10 | Input DDR Module  | 70  |
| Figure 11 | Input DDR Timing Diagram  | 71  |
| Figure 12 | Output DDR Module   | 73  |
| Figure 13 | Output DDR Timing Diagram   | 74  |
| Figure 14 | LUT-4   | 75  |
| Figure 15 | Sequential Module   | 76  |
| Figure 16 | Sequential Module Timing Diagram                                  | 77  |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2            | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2                  | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2            | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2                  | 119 |
| Figure 21 | I2C Timing Parameter Definition                                   | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 131 |

**Table 19 • Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

| I/O        | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR      |      |       | 400   | Mbps |
| HSTL1.5 V  |      |       | 400   | Mbps |
| SSTL 2.5 V | 510  | 700   | 400   | Mbps |
| SSTL 1.8 V |      |       | 667   | Mbps |
| SSTL 1.5 V |      |       | 667   | Mbps |

**Table 20 • Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions**

| I/O                 | MSIO | MSIOD | Unit |
|---------------------|------|-------|------|
| LVPECL (input only) | 900  |       | Mbps |
| LVDS 3.3 V          | 535  |       | Mbps |
| LVDS 2.5 V          | 535  | 700   | Mbps |
| RSDS                | 520  | 700   | Mbps |
| BLVDS               | 500  |       | Mbps |
| MLVDS               | 500  |       | Mbps |
| Mini-LVDS           | 520  | 700   | Mbps |

**Table 21 • Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                       | MSIO  | MSIOD | DDRIO | Unit |
|---------------------------|-------|-------|-------|------|
| PCI 3.3 V                 | 315   |       |       | MHz  |
| LVTTTL 3.3 V              | 300   |       |       | MHz  |
| LVC MOS 3.3 V             | 300   |       |       | MHz  |
| LVC MOS 2.5 V             | 205   | 210   | 200   | MHz  |
| LVC MOS 1.8 V             | 147.5 | 200   | 200   | MHz  |
| LVC MOS 1.5 V             | 80    | 110   | 118   | MHz  |
| LVC MOS 1.2 V             | 60    | 80    | 100   | MHz  |
| LPDDR– LVC MOS 1.8 V mode |       |       | 200   | MHz  |

**Table 53 • LVCMOS 1.8 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ                    | Unit     |
|---|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | Rodt_cal | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 54 • LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit     |
|---|-------------------|-----|----------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 0.9 | V        |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2k  | $\Omega$ |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF       |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF       |

**Table 55 • LVCMOS 1.8 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                    | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V) | IOH (at V <sub>OH</sub> ) | IOL (at V <sub>OL</sub> ) |
|------------------------|----------------|--------------------|-------------------------|---------------------|---------------------------|---------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank     | Min                     | Max                 | mA                        | mA                        |
| 2 mA                   | 2 mA           | 2 mA               | V <sub>DDI</sub> - 0.45 | 0.45                | 2                         | 2                         |
| 4 mA                   | 4 mA           | 4 mA               | V <sub>DDI</sub> - 0.45 | 0.45                | 4                         | 4                         |
| 6 mA                   | 6 mA           | 6 mA               | V <sub>DDI</sub> - 0.45 | 0.45                | 6                         | 6                         |
| 8 mA                   | 8 mA           | 8 mA               | V <sub>DDI</sub> - 0.45 | 0.45                | 8                         | 8                         |
| 10 mA                  | 10 mA          | 10 mA              | V <sub>DDI</sub> - 0.45 | 0.45                | 10                        | 10                        |
| 12 mA                  |                | 12 mA              | V <sub>DDI</sub> - 0.45 | 0.45                | 12                        | 12                        |
|                        |                | 16 mA <sup>1</sup> | V <sub>DDI</sub> - 0.45 | 0.45                | 16                        | 16                        |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.71 V

**Table 56 • LVCMOS 1.8 V Receiver Characteristics (Input Buffers)**

|   | On-Die Termination (ODT) | T <sub>py</sub> |       | T <sub>pys</sub> |       | Unit |
|---|--------------------------|-----------------|-------|------------------|-------|------|
|   |                          | -1              | -Std  | -1               | -Std  |      |
| <b>LVCMOS 1.8 V (for DDRIO I/O bank with Fixed Codes)</b> | None                     | 1.968           | 2.315 | 2.099            | 2.47  | ns   |
|   | None                     | 2.898           | 3.411 | 2.883            | 3.393 | ns   |
|   | 50                       | 3.05            | 3.59  | 3.044            | 3.583 | ns   |
|   | 75                       | 2.999           | 3.53  | 2.987            | 3.516 | ns   |
| <b>LVCMOS 1.8 V (for MSIO I/O bank)</b>                   | 150                      | 2.947           | 3.469 | 2.933            | 3.452 | ns   |
|   | None                     | 2.611           | 3.071 | 2.598            | 3.057 | ns   |
|   | 50                       | 2.775           | 3.264 | 2.775            | 3.265 | ns   |
|   | 75                       | 2.72            | 3.2   | 2.712            | 3.19  | ns   |
| <b>LVCMOS 1.8 V (for MSIOD I/O bank)</b>                  | 150                      | 2.666           | 3.137 | 2.655            | 3.123 | ns   |

**Table 77 • LVCMOS 1.2 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ            | Unit     |
|---|----------|----------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | $\Omega$ |

**Table 78 • LVCMOS 1.2 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point   | $V_{TRIP}$ | 0.6 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 79 • LVCMOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | $V_{OH}$ (V)          | $V_{OL}$ (V)          | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|--------------------------|--------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                          |                          |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                        | 2                        |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                        | 4                        |
|                        |                | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                        | 6                        |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.14\text{ V}$

**Table 80 • LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |      | $T_{PYS}$ |       | Unit |
|--------------------------|----------|------|-----------|-------|------|
|                          | -1       | -Std | -1        | -Std  |      |
| None                     | 2.448    | 2.88 | 2.466     | 2.901 | ns   |

**Table 81 • LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-------------------------|----------|-------|-----------|-------|------|
|                         | -1       | -Std  | -1        | -Std  |      |
| None                    | 4.714    | 5.545 | 4.675     | 5.5   | ns   |
| 50                      | 6.668    | 7.845 | 6.579     | 7.74  | ns   |
| 75                      | 5.832    | 6.862 | 5.76      | 6.777 | ns   |
| 150                     | 5.162    | 6.073 | 5.111     | 6.014 | ns   |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 91 • PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 2.229    | 2.623 | 2.238     | 2.633 | ns   |

**Table 92 • PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| 2.146    | 2.525 | 2.043    | 2.404 | 2.084    | 2.452 | 6.095    | 7.171 | 5.558    | 6.539 | ns   |

### 2.3.6 Memory Interface and Voltage Referenced I/O Standards

This section describes High-Speed Transceiver Logic (HSTL) memory interface and voltage reference I/O standards.

#### 2.3.6.1 High-Speed Transceiver Logic (HSTL)

The HSTL standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to DDRIO Bank Only)

**Table 93 • HSTL Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 94 • HSTL DC Input Voltage Specification**

| Parameter                       | Symbol        | Min             | Max             | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                 |                 |      |

1. See Table 24, page 22.

**Table 185 • M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 186 • M-LVDS Differential Voltage Specification**

| Parameter  | Symbol    | Min | Max  | Unit |
|--|-----------|-----|------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 300 | 650  | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 0.3 | 2.1  | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.3 | 1.2  | V    |
| Input differential voltage                                 | $V_{ID}$  | 50  | 2400 | mV   |

**Table 187 • M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank**

| Parameter         | Symbol    | Max | Unit | Conditions  |
|-------------------|-----------|-----|------|---|
| Maximum data rate | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 188 • M-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 50  | $\Omega$ |

**Table 189 • M-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 190 • M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.738    | 3.221 | ns   |
| 100                      | 2.735    | 3.218 | ns   |

**Table 215 • LVPECL DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max  | Unit |
|------------------|--------|-----|------|------|
| DC input voltage | $V_I$  | 0   | 3.45 | V    |

**Table 216 • LVPECL DC Differential Voltage Specification**

| Parameter                  | Symbol      | Min | Typ | Max   | Unit |
|----------------------------|-------------|-----|-----|-------|------|
| Input common mode voltage  | $V_{ICM}$   | 0.3 |     | 2.8   | V    |
| Input differential voltage | $V_{IDIFF}$ | 100 | 300 | 1,000 | mV   |

**Table 217 • LVPECL Minimum and Maximum AC Switching Speeds**

| Parameter         | Symbol    | Max | Unit |
|-------------------|-----------|-----|------|
| Maximum data rate | $D_{MAX}$ | 900 | Mbps |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank**


| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.572    | 3.025 | ns   |
| 100                      | 2.569    | 3.023 | ns   |

**2.3.8 I/O Register Specifications**

This section describes input and output register specifications.

**2.3.8.1 Input Register**

**Figure 6 • Timing Model for Input Register**






**Table 221 • Input DDR Propagation Delays (continued)**

| <b>Symbol</b>    | <b>Description</b>                                  | <b>Measuring Nodes<br/>(from, to)</b> | <b>-1</b> | <b>-Std</b> | <b>Unit</b> |
|------------------|---|---------------------------------------|-----------|-------------|-------------|
| $T_{DDRIWAL}$    | Asynchronous load minimum pulse width for input DDR | F, F                                  | 0.304     | 0.357       | ns          |
| $T_{DDRICKMPWH}$ | Clock minimum pulse width high for input DDR        | B, B                                  | 0.075     | 0.088       | ns          |
| $T_{DDRICKMPWL}$ | Clock minimum pulse width low for input DDR         | B, B                                  | 0.159     | 0.187       | ns          |

**2.3.9.4 Output DDR Module**

**Figure 12 • Output DDR Module**



### 2.3.10.2 Timing Characteristics

The following table lists the combinatorial cell propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 223 • Combinatorial Cell Propagation Delays**

| Combinatorial Cell | Equation                        | Symbol   | -1    | -Std  | Unit |
|--------------------|---------------------------------|----------|-------|-------|------|
| INV                | $Y = !A$                        | $T_{PD}$ | 0.1   | 0.118 | ns   |
| AND2               | $Y = A \cdot B$                 | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NAND2              | $Y = !(A \cdot B)$              | $T_{PD}$ | 0.147 | 0.173 | ns   |
| OR2                | $Y = A + B$                     | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NOR2               | $Y = !(A + B)$                  | $T_{PD}$ | 0.147 | 0.173 | ns   |
| XOR2               | $Y = A \oplus B$                | $T_{PD}$ | 0.164 | 0.193 | ns   |
| XOR3               | $Y = A \oplus B \oplus C$       | $T_{PD}$ | 0.225 | 0.265 | ns   |
| AND3               | $Y = A \cdot B \cdot C$         | $T_{PD}$ | 0.209 | 0.246 | ns   |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $T_{PD}$ | 0.287 | 0.338 | ns   |

### 2.3.10.3 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).

**Figure 15 • Sequential Module**



The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.626 | 0.669 | 0.627 | 0.668 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.112 | 1.182 | 1.308 | 1.393 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.07  |       | 0.085 | ns   |

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.625 | 0.66  | 0.628 | 0.66  | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.126 | 1.187 | 1.325 | 1.397 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.061 |       | 0.072 | ns   |

## 2.3.12 FPGA Fabric SRAM

See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

| Parameter                                  | Symbol          | -1    |     | -Std  |       | Unit |
|--|-----------------|-------|-----|-------|-------|------|
|  |                 | Min   | Max | Min   | Max   |      |
| Clock period                               | $T_{CY}$        | 2.5   |     | 2.941 |       | ns   |
| Clock minimum pulse width high             | $T_{CLKMPWH}$   | 1.125 |     | 1.323 |       | ns   |
| Clock minimum pulse width low              | $T_{CLKMPWL}$   | 1.125 |     | 1.323 |       | ns   |
| Pipelined clock period                     | $T_{PLCY}$      | 2.5   |     | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | $T_{PLCLKMPWH}$ | 1.125 |     | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | $T_{PLCLKMPWL}$ | 1.125 |     | 1.323 |       | ns   |
| Read access time with pipeline register    |                 |       |     | 0.334 | 0.393 | ns   |
| Read access time without pipeline register | $T_{CLK2Q}$     |       |     | 2.273 | 2.674 | ns   |
| Access time with feed-through write timing |                 |       |     | 1.529 | 1.799 | ns   |
| Address setup time                         | $T_{ADDRSU}$    | 0.441 |     | 0.519 |       | ns   |
| Address hold time                          | $T_{ADDRHD}$    | 0.274 |     | 0.322 |       | ns   |
| Data setup time                            | $T_{DSU}$       | 0.341 |     | 0.401 |       | ns   |
| Data hold time                             | $T_{DHD}$       | 0.107 |     | 0.126 |       | ns   |
| Block select setup time                    | $T_{BLKSU}$     | 0.207 |     | 0.244 |       | ns   |

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 × 9 Mode (continued)**

| Parameter   | Symbol         | -1     |       | -Std   |       | Unit |
|---|----------------|--------|-------|--------|-------|------|
|   |                | Min    | Max   | Min    | Max   |      |
| Read asynchronous reset removal time (pipelined clock)                                |                | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            | $T_{RSTREM}$   | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               |                | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           | $T_{RSTREC}$   | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period  | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.026 |       | -0.03  |       | ns   |
| Maximum frequency   | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode**

| Parameter                                    | Symbol          | -1    |       | -Std  |       | Unit |
|--|-----------------|-------|-------|-------|-------|------|
|  |                 | Min   | Max   | Min   | Max   |      |
| Read clock period                            | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period                   | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register      |                 |       | 0.266 |       | 0.313 | ns   |
| Read access time without pipeline register   | $T_{CLK2Q}$     |       | 1.677 |       | 1.973 | ns   |
| Read address setup time in synchronous mode  |                 | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode | $T_{ADDRSU}$    | 1.856 |       | 2.184 |       | ns   |

**Table 245 • JTAG Programming (eNVM Only)**

| <b>M2S/M2GL</b> |                         |                |               |             |
|-----------------|-------------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 137536                  | 39             | 4             | Sec         |
| 010             | 274816                  | 78             | 9             | Sec         |
| 025             | 274816                  | 78             | 9             | Sec         |
| 050             | 278528                  | 84             | 8             | Sec         |
| 060             | 268480                  | 76             | 8             | Sec         |
| 090             | 544496                  | 154            | 15            | Sec         |
| 150             | 544496                  | 155            | 15            | Sec         |

**Table 246 • JTAG Programming (Fabric and eNVM)**

| <b>M2S/M2GL</b> |                         |                |               |             |
|-----------------|-------------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 439296                  | 59             | 11            | Sec         |
| 010             | 842688                  | 107            | 20            | Sec         |
| 025             | 1497408                 | 120            | 35            | Sec         |
| 050             | 2695168                 | 162            | 59            | Sec         |
| 060             | 2686464                 | 158            | 70            | Sec         |
| 090             | 4190208                 | 266            | 147           | Sec         |
| 150             | 6682768                 | 316            | 231           | Sec         |

**Table 247 • 2 Step IAP Programming (Fabric Only)**

| <b>M2S/M2GL</b> |                         |                     |                |               |             |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 302672                  | 4                   | 17             | 6             | Sec         |
| 010             | 568784                  | 7                   | 23             | 12            | Sec         |
| 025             | 1223504                 | 14                  | 33             | 23            | Sec         |
| 050             | 2424832                 | 29                  | 52             | 40            | Sec         |
| 060             | 2418896                 | 39                  | 61             | 50            | Sec         |
| 090             | 3645968                 | 60                  | 84             | 73            | Sec         |
| 150             | 6139184                 | 100                 | 132            | 120           | Sec         |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 150             | 544496           | 10           | 158     | 15     | Sec  |

**Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 439296           | 9            | 61      | 11     | Sec  |
| 010             | 842688           | 15           | 107     | 21     | Sec  |
| 025             | 1497408          | 26           | 121     | 35     | Sec  |
| 050             | 2695168          | 43           | 141     | 55     | Sec  |
| 060             | 2686464          | 48           | 143     | 60     | Sec  |
| 090             | 4190208          | 75           | 244     | 91     | Sec  |
| 150             | 6682768          | 117          | 296     | 141    | Sec  |

**Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 47               | 27            | 28                   | Sec  |
| 010             | 77               | 35            | 35                   | Sec  |
| 025             | 150              | 42            | 41                   | Sec  |
| 050             | 33 <sup>1</sup>  | Not Supported | Not Supported        | Sec  |
| 060             | 291              | 83            | 82                   | Sec  |
| 090             | 427              | 109           | 108                  | Sec  |
| 150             | 708              | 157           | 160                  | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 41               | 48            | 49                   | Sec  |
| 010             | 86               | 87            | 87                   | Sec  |
| 025             | 87               | 85            | 86                   | Sec  |
| 050             | 85               | Not Supported | Not Supported        | Sec  |
| 060             | 78               | 86            | 86                   | Sec  |
| 090             | 154              | 162           | 162                  | Sec  |

The following table lists the programming times in worst-case conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 302672     | 44      | 10     | Sec  |
| 010             | 568784     | 50      | 18     | Sec  |
| 025             | 1223504    | 73      | 26     | Sec  |
| 050             | 2424832    | 88      | 54     | Sec  |
| 060             | 2418896    | 99      | 54     | Sec  |
| 090             | 3645968    | 135     | 126    | Sec  |
| 150             | 6139184    | 177     | 193    | Sec  |

**Table 257 • JTAG Programming (eNVM Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 137536     | 61      | 4      | Sec  |
| 010             | 274816     | 100     | 9      | Sec  |
| 025             | 274816     | 100     | 9      | Sec  |
| 050             | 2,78,528   | 106     | 8      | Sec  |
| 060             | 268480     | 98      | 8      | Sec  |
| 090             | 544496     | 176     | 15     | Sec  |
| 150             | 544496     | 177     | 15     | Sec  |

**Table 258 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 439296     | 71      | 11     | Sec  |
| 010             | 842688     | 129     | 20     | Sec  |
| 025             | 1497408    | 142     | 35     | Sec  |
| 050             | 2695168    | 184     | 59     | Sec  |
| 060             | 2686464    | 180     | 70     | Sec  |
| 090             | 4190208    | 288     | 147    | Sec  |
| 150             | 6682768    | 338     | 231    | Sec  |



**Table 259 • 2 Step IAP Programming (Fabric Only)**

| M2S/M2GL Device | Image size |     | Authenticate | Program | Verify | Unit |
|-----------------|------------|-----|--------------|---------|--------|------|
|                 | Bytes      |     |              |         |        |      |
| 005             | 302672     | 4   | 39           | 6       | Sec    |      |
| 010             | 568784     | 7   | 45           | 12      | Sec    |      |
| 025             | 1223504    | 14  | 55           | 23      | Sec    |      |
| 050             | 2424832    | 29  | 74           | 40      | Sec    |      |
| 060             | 2418896    | 39  | 83           | 50      | Sec    |      |
| 090             | 3645968    | 60  | 106          | 73      | Sec    |      |
| 150             | 6139184    | 100 | 154          | 120     | Sec    |      |

**Table 260 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Image size |    | Authenticate | Program | Verify | Unit |
|-----------------|------------|----|--------------|---------|--------|------|
|                 | Bytes      |    |              |         |        |      |
| 005             | 137536     | 2  | 59           | 5       | Sec    |      |
| 010             | 274816     | 4  | 98           | 11      | Sec    |      |
| 025             | 274816     | 4  | 100          | 10      | Sec    |      |
| 050             | 2,78,528   | 3  | 107          | 9       | Sec    |      |
| 060             | 268480     | 5  | 98           | 22      | Sec    |      |
| 090             | 544496     | 10 | 174          | 43      | Sec    |      |
| 150             | 544496     | 10 | 175          | 44      | Sec    |      |

**Table 261 • 2 Step IAP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |     | Authenticate | Program | Verify | Unit |
|-----------------|------------|-----|--------------|---------|--------|------|
|                 | Bytes      |     |              |         |        |      |
| 005             | 439296     | 6   | 78           | 11      | Sec    |      |
| 010             | 842688     | 11  | 122          | 21      | Sec    |      |
| 025             | 1497408    | 19  | 135          | 32      | Sec    |      |
| 050             | 2695168    | 32  | 158          | 48      | Sec    |      |
| 060             | 2686464    | 43  | 159          | 70      | Sec    |      |
| 090             | 4190208    | 68  | 258          | 115     | Sec    |      |
| 150             | 6682768    | 109 | 308          | 162     | Sec    |      |

**Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 302672                  | 6                   | 41             | 8             | Sec         |
| 010                    | 568784                  | 10                  | 48             | 14            | Sec         |
| 025                    | 1223504                 | 21                  | 61             | 29            | Sec         |
| 050                    | 2424832                 | 39                  | 82             | 50            | Sec         |
| 060                    | 2418896                 | 44                  | 87             | 54            | Sec         |
| 090                    | 3645968                 | 66                  | 112            | 79            | Sec         |
| 150                    | 6139184                 | 108                 | 162            | 128           | Sec         |

**Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 137536                  | 3                   | 64             | 4             | Sec         |
| 010                    | 274816                  | 4                   | 104            | 7             | Sec         |
| 025                    | 274816                  | 4                   | 104            | 8             | Sec         |
| 050                    | 2,78,528                | 4                   | 102            | 8             | Sec         |
| 060                    | 268480                  | 6                   | 102            | 8             | Sec         |
| 090                    | 544496                  | 10                  | 179            | 15            | Sec         |
| 150                    | 544496                  | 10                  | 180            | 15            | Sec         |

**Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 439296                  | 9                   | 83             | 11            | Sec         |
| 010                    | 842688                  | 15                  | 129            | 21            | Sec         |
| 025                    | 1497408                 | 26                  | 143            | 35            | Sec         |
| 050                    | 2695168                 | 43                  | 163            | 55            | Sec         |
| 060                    | 2686464                 | 48                  | 165            | 60            | Sec         |
| 090                    | 4190208                 | 75                  | 266            | 91            | Sec         |
| 150                    | 6682768                 | 117                 | 318            | 141           | Sec         |

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 69               | 49            | 50            | Sec  |
| 010             | 99               | 57            | 57            | Sec  |
| 025             | 150              | 64            | 63            | Sec  |
| 050             | 55 <sup>1</sup>  | Not Supported | Not Supported | Sec  |
| 060             | 313              | 105           | 104           | Sec  |
| 090             | 449              | 131           | 130           | Sec  |
| 150             | 730              | 179           | 183           | Sec  |

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 63               | 70            | 71            | Sec  |
| 010             | 108              | 109           | 109           | Sec  |
| 025             | 109              | 107           | 108           | Sec  |
| 050             | 107              | Not Supported | Not Supported | Sec  |
| 060             | 100              | 108           | 108           | Sec  |
| 090             | 176              | 184           | 184           | Sec  |
| 150             | 183              | 183           | 183           | Sec  |

**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 109              | 89            | 88            | Sec  |
| 010             | 183              | 135           | 135           | Sec  |
| 025             | 251              | 142           | 143           | Sec  |
| 050             | 134              | Not Supported | Not Supported | Sec  |
| 060             | 390              | 183           | 180           | Sec  |
| 090             | 604              | 283           | 282           | Sec  |
| 150             | 889              | 331           | 332           | Sec  |

The following table lists the math blocks with input register used and output in bypass mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 270 • Math Block with Input Register Used and Output in Bypass Mode**

| Parameter                            | Symbol          | -1     |       | -Std   |       | Unit |
|--------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                      |                 | Min    | Max   | Min    | Max   |      |
| Input register setup time            | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input register hold time             | $T_{MIHD}$      | 0.185  |       | 0.218  |       | ns   |
| Synchronous reset/enable setup time  | $T_{MSRSTENSU}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable hold time   | $T_{MSRSTENHD}$ | -0.012 |       | -0.014 |       | ns   |
| Asynchronous reset removal time      | $T_{MARSTREM}$  | -0.005 |       | -0.005 |       | ns   |
| Asynchronous reset recovery time     | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Input register clock to output delay | $T_{MICQ}$      |        | 2.52  |        | 2.964 | ns   |
| CDIN to output delay                 | $T_{MCDIN2Q}$   |        | 1.951 |        | 2.295 | ns   |

The following table lists the math blocks with input and output in bypass mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 271 • Math Block with Input and Output in Bypass Mode**

| Parameter             | Symbol        | -1    | -Std  | Unit |
|-----------------------|---------------|-------|-------|------|
|                       |               | Max   | Max   |      |
| Input to output delay | $T_{MIQ}$     | 2.568 | 3.022 | ns   |
| CDIN to output delay  | $T_{MCDIN2Q}$ | 1.951 | 2.295 | ns   |

### 2.3.15 Embedded NVM (eNVM) Characteristics

The following table lists the eNVM read performance in worst-case conditions when  $V_{DD} = 1.14\text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375\text{ V}$ .

**Table 272 • eNVM Read Performance**

| Symbol        | Description                 | Operating Temperature Range |      |                  |      |               |      | Unit |
|---------------|-----------------------------|-----------------------------|------|------------------|------|---------------|------|------|
|               |                             | -1                          | -Std | -1               | -Std | -1            | -Std |      |
| $T_J$         | Junction temperature range  | -55 °C to 125 °C            |      | -40 °C to 100 °C |      | 0 °C to 85 °C |      | °C   |
| $F_{MAXREAD}$ | eNVM maximum read frequency | 25                          | 25   | 25               | 25   | 25            | 25   | MHz  |

The following table lists the eNVM page programming in worst-case conditions when  $V_{DD} = 1.14\text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375\text{ V}$ .

**Table 273 • eNVM Page Programming**

| Symbol        | Description                | Operating Temperature Range |      |                  |      |               |      | Unit |
|---------------|----------------------------|-----------------------------|------|------------------|------|---------------|------|------|
|               |                            | -1                          | -Std | -1               | -Std | -1            | -Std |      |
| $T_J$         | Junction temperature range | -55 °C to 125 °C            |      | -40 °C to 100 °C |      | 0 °C to 85 °C |      | °C   |
| $T_{PAGEPGM}$ | eNVM page programming time | 40                          | 40   | 40               | 40   | 40            | 40   | ms   |

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 299 • SerDes Reference Clock AC Specifications**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| Reference clock frequency       | $F_{REFCLK}$  | 100  | 160  | MHz  |
| Reference clock rise time       | $T_{RISE}$    | 0.6  | 4    | V/ns |
| Reference clock fall time       | $T_{FALL}$    | 0.6  | 4    | V/ns |
| Reference clock duty cycle      | $T_{CYC}$     | 40   | 60   | %    |
| Reference clock mismatch        | $M_{MREFCLK}$ | -300 | 300  | ppm  |
| Reference spread spectrum clock | $SSC_{ref}$   | 0    | 5000 | ppm  |

**Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)**

| Parameter                                      | Symbol      | Min   | Typ | Max   | Unit |
|--|-------------|-------|-----|-------|------|
| <b>Recommended DC Operating Conditions</b>     |             |       |     |       |      |
| Supply voltage                                 | $V_{DDI}$   | 2.375 | 2.5 | 2.625 | V    |
| <b>HCSL DC Input Voltage Specification</b>     |             |       |     |       |      |
| DC Input voltage                               | $V_I$       | 0     |     | 2.625 | V    |
| <b>HCSL Differential Voltage Specification</b> |             |       |     |       |      |
| Input common mode voltage                      | $V_{ICM}$   | 0.05  |     | 2.4   | V    |
| Input differential voltage                     | $V_{IDIFF}$ | 100   |     | 1100  | mV   |

**Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)**

| Parameter                             | Symbol    | Min | Typ | Max | Unit     |
|---------------------------------------|-----------|-----|-----|-----|----------|
| <b>HCSL AC Specifications</b>         |           |     |     |     |          |
| Maximum data rate (for MSIO I/O bank) | $F_{MAX}$ |     |     | 350 | Mbps     |
| <b>HCSL Impedance Specifications</b>  |           |     |     |     |          |
| Termination resistance                | $R_t$     |     | 100 |     | $\Omega$ |

## 2.3.31 SmartFusion2 Specifications

### 2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 302 • Maximum Frequency for MSS Main Clock**

| Symbol | Description                              | -1  | -Std | Unit |
|--------|--|-----|------|------|
| M3_CLK | Maximum frequency for the MSS main clock | 166 | 142  | MHz  |