


Welcome to [E-XFL.COM](#)



### **[Embedded - System On Chip \(SoC\)](#): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are [Embedded - System On Chip \(SoC\)](#)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	512KB
RAM Size	64KB
Peripherals	DDR, PCIe, SERDES
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 90K Logic Modules
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s090t-1fgg676">https://www.e-xfl.com/product-detail/microchip-technology/m2s090t-1fgg676</a>

# Figures

---

Figure 1	High Temperature Data Retention (HTR) .....	9
Figure 2	Timing Model .....	15
Figure 3	Input Buffer AC Loading .....	17
Figure 4	Output Buffer AC Loading .....	18
Figure 5	Tristate Buffer for Enable Path Test Point .....	19
Figure 6	Timing Model for Input Register .....	65
Figure 7	I/O Register Input Timing Diagram .....	66
Figure 8	Timing Model for Output/Enable Register .....	68
Figure 9	I/O Register Output Timing Diagram .....	69
Figure 10	Input DDR Module .....	70
Figure 11	Input DDR Timing Diagram .....	71
Figure 12	Output DDR Module .....	73
Figure 13	Output DDR Timing Diagram .....	74
Figure 14	LUT-4 .....	75
Figure 15	Sequential Module .....	76
Figure 16	Sequential Module Timing Diagram .....	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2 .....	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2 .....	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2 .....	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2 .....	119
Figure 21	I2C Timing Parameter Definition .....	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	131

**Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	DDRIO	Unit
LPDDR			200	MHz
HSTL 1.5 V			200	MHz
SSTL 2.5 V	255	350	200	MHz
SSTL 1.8 V			334	MHz
SSTL 1.5 V			334	MHz

**Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	Unit
LVPECL (input only)	450		MHz
LVDS 3.3 V	267.5		MHz
LVDS 2.5 V	267.5	350	MHz
RSDS	260	350	MHz
BLVDS	250		MHz
MLVDS	250		MHz
Mini-LVDS	260	350	MHz

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank**

$V_{DDI}$ Domain	R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ )		R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ )	
	Min	Max	Min	Max
3.3 V	9.9K	17.1K	9.98K	17.5K
2.5 V <sup>1, 2</sup>	10K	17.6K	10.1K	18.4K
1.8 V <sup>1, 2</sup>	10.4K	19.1K	10.4K	20.4K
1.5 V <sup>1, 2</sup>	10.7K	20.4K	10.8K	22.2K
1.2 V <sup>1, 2</sup>	11.3K	23.2K	11.5K	26.7K

1. R(WEAK PULL-DOWN) =  $(V_{OLspec})/I(WEAK PULL-DOWN MAX)$ .

2. R(WEAK PULL-UP) =  $(VDDImax - VOHspec)/I(WEAK PULL-UP MIN)$ .

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank**

$V_{DDI}$ Domain	R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ )		R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ )	
	Min	Max	Min	Max
2.5 V <sup>1, 2</sup>	9.6K	16.6K	9.5K	16.4K
1.8 V <sup>1, 2</sup>	9.7K	17.3K	9.7K	17.1K
1.5 V <sup>1, 2</sup>	9.9K	18K	9.8K	17.6K
1.2 V <sup>1, 2</sup>	10.3K	19.6K	10K	19.1K

1. R(WEAK PULL-DOWN) =  $(V_{OLspec})/I(WEAK PULL-DOWN MAX)$ .

2. R(WEAK PULL-UP) =  $(VDDImax - VOHspec)/I(WEAK PULL-UP MIN)$ .

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

**Table 28 • Schmitt Trigger Input Hysteresis**

Input Buffer Configuration	Hysteresis Value (Typical, unless otherwise noted)
3.3 V LVTTL/LVC MOS/ PCI/PCI-X	$0.05 \times V_{DDI}$ (worst-case)
2.5 V LVC MOS	$0.05 \times V_{DDI}$ (worst-case)
1.8 V LVC MOS	$0.1 \times V_{DDI}$ (worst-case)
1.5 V LVC MOS	60 mV
1.2 V LVC MOS	20 mV

**Table 57 • LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	4.234	4.981	3.646	4.29	4.245	4.995	4.908	5.774	4.434	5.216	ns
	Medium	3.824	4.498	3.282	3.861	3.834	4.511	4.625	5.441	4.116	4.843	ns
	Medium fast	3.627	4.267	3.111	3.66	3.637	4.279	4.481	5.272	3.984	4.687	ns
	Fast	3.605	4.241	3.097	3.644	3.615	4.253	4.472	5.262	3.973	4.674	ns
4 mA	Slow	3.923	4.615	3.314	3.9	3.918	4.61	5.403	6.356	4.894	5.757	ns
	Medium	3.518	4.138	2.961	3.484	3.515	4.135	5.121	6.025	4.561	5.366	ns
	Medium fast	3.321	3.907	2.783	3.275	3.317	3.903	4.966	5.843	4.426	5.206	ns
	Fast	3.301	3.883	2.77	3.259	3.296	3.878	4.957	5.831	4.417	5.196	ns
6 mA	Slow	3.71	4.364	3.104	3.652	3.702	4.355	5.62	6.612	5.08	5.977	ns
	Medium	3.333	3.921	2.779	3.27	3.325	3.913	5.346	6.289	4.777	5.62	ns
	Medium fast	3.155	3.712	2.62	3.083	3.146	3.702	5.21	6.13	4.657	5.479	ns
	Fast	3.134	3.688	2.608	3.068	3.125	3.677	5.202	6.12	4.648	5.468	ns
8 mA	Slow	3.619	4.258	3.007	3.538	3.607	4.244	5.815	6.841	5.249	6.175	ns
	Medium	3.246	3.819	2.686	3.16	3.236	3.807	5.542	6.52	4.936	5.807	ns
	Medium fast	3.066	3.607	2.525	2.971	3.054	3.593	5.405	6.359	4.811	5.66	ns
	Fast	3.046	3.584	2.513	2.957	3.034	3.57	5.401	6.353	4.803	5.651	ns
10 mA	Slow	3.498	4.115	2.878	3.386	3.481	4.096	6.046	7.113	5.444	6.404	ns
	Medium	3.138	3.692	2.569	3.023	3.126	3.678	5.782	6.803	5.129	6.034	ns
	Medium fast	2.966	3.489	2.414	2.841	2.951	3.472	5.666	6.665	5.013	5.897	ns
	Fast	2.945	3.464	2.401	2.826	2.93	3.448	5.659	6.658	5.003	5.886	ns
12 mA	Slow	3.417	4.02	2.807	3.303	3.401	4.002	6.083	7.156	5.464	6.428	ns
	Medium	3.076	3.618	2.519	2.964	3.063	3.604	5.828	6.856	5.176	6.089	ns
	Medium fast	2.913	3.427	2.376	2.795	2.898	3.41	5.725	6.736	5.072	5.966	ns
	Fast	2.894	3.405	2.362	2.78	2.879	3.388	5.715	6.724	5.064	5.957	ns
16 mA	Slow	3.366	3.96	2.751	3.237	3.348	3.939	6.226	7.324	5.576	6.56	ns
	Medium	3.03	3.565	2.47	2.906	3.017	3.55	5.981	7.036	5.282	6.214	ns
	Medium fast	2.87	3.377	2.328	2.739	2.854	3.358	5.895	6.935	5.18	6.094	ns
	Fast	2.853	3.357	2.314	2.723	2.837	3.338	5.889	6.929	5.177	6.09	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 58 • LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	3.441	4.047	4.165	4.9	4.413	5.192	4.891	5.755	5.138	6.044	ns
4 mA	Slow	3.218	3.786	3.642	4.284	3.941	4.636	5.665	6.665	5.568	6.551	ns
6 mA	Slow	3.141	3.694	3.501	4.118	3.823	4.498	6.587	7.75	6.032	7.096	ns
8 mA	Slow	3.165	3.723	3.319	3.904	3.654	4.298	6.898	8.115	6.216	7.313	ns
10 mA	Slow	3.202	3.767	3.278	3.857	3.616	4.254	7.25	8.529	6.435	7.571	ns
12 mA	Slow	3.277	3.855	3.175	3.736	3.519	4.139	7.392	8.697	6.538	7.692	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	2.725	3.206	3.316	3.901	3.484	4.099	5.204	6.123	4.997	5.88	ns
4 mA	Slow	2.242	2.638	2.777	3.267	2.947	3.466	5.729	6.74	5.448	6.41	ns
6 mA	Slow	1.995	2.347	2.466	2.901	2.63	3.094	6.372	7.496	5.987	7.043	ns
8 mA	Slow	2.001	2.354	2.44	2.87	2.6	3.058	6.633	7.804	6.193	7.286	ns
10 mA	Slow	2.025	2.382	2.312	2.719	2.47	2.906	6.94	8.165	6.412	7.544	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.9 1.5 V LVC MOS

LVC MOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 60 • LVC MOS 1.5 V DC Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.425	1.5	1.575	V

**Table 61 • LVC MOS 1.5 V DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high for (MSIOD and DDRIO I/O banks)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	1.575	V
DC input logic high (for MSIO I/O bank)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	3.45	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	0.35 × V <sub>DDI</sub>	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			-
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			-

1. See Table 24, page 22.

**Table 107 • SSTL2 AC Differential Voltage Specifications**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	V <sub>DIFF</sub> (AC)	0.7		V
AC differential cross point voltage	V <sub>x</sub> (AC)	0.5 × V <sub>DDI</sub> - 0.2	0.5 × V <sub>DDI</sub> + 0.2	V

**Table 108 • SSTL2 Minimum and Maximum AC Switching Speeds**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D <sub>MAX</sub>	400	Mbps	AC loading: per JEDEC specifications
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	575	Mbps	AC loading: 17pF load
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	700	Mbps	AC loading: 3 pF / 50 Ω load
		510	Mbps	AC loading: 17pF load

**Table 109 • SSTL2 AC Impedance Specifications**

Parameter	Typ	Unit	Conditions
Supported output driver calibrated impedance (for DDRIO I/O bank)	20, 42	Ω	Reference resistor = 150 Ω

**Table 110 • DDR1/SSTL2 AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	1.25	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Reference resistance for data test path for SSTL2 Class I (T <sub>DP</sub> )	RTT_TEST	50	Ω
Reference resistance for data test path for SSTL2 Class II (T <sub>DP</sub> )	RTT_TEST	25	Ω
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**AC Switching Characteristics**Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V**Table 111 • SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PD</sub>			Unit
	-1	-Std		
Pseudo differential	None	1.549	1.821	ns
True differential	None	1.589	1.87	ns

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{\text{DIFF}}$	$0.6 \times V_{\text{DDI}}$		V
AC differential cross point voltage	$V_x$	$0.4 \times V_{\text{DDI}}$	$0.6 \times V_{\text{DDI}}$	V

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{\text{MAX}}$	400	Mbps	AC loading: per JEDEC specifications

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{\text{REF}}$	20, 42	$\Omega$	Reference resistor = 150 $\Omega$
Effective impedance value (ODT)	$R_{\text{TT}}$	50, 70, 150	$\Omega$	Reference resistor = 150 $\Omega$

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{\text{TRIP}}$	0.9	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{\text{ENT}}$	2K	$\Omega$
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{\text{ENT}}$	5	pF
Reference resistance for data test path for LPDDR ( $T_{DP}$ )	$RTT_{\text{TEST}}$	50	$\Omega$
Capacitive loading for data path ( $T_{DP}$ )	$C_{\text{LOAD}}$	5	$\Omega$

**AC Switching Characteristics**Worst-case commercial conditions:  $T_J = 85^{\circ}\text{C}$ ,  $V_{\text{DD}} = 1.14$  V, worst-case  $V_{\text{DDI}}$ .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

On-Die Termination (ODT)	$T_{\text{PY}}$		
	-1	-Std	Unit
Pseudo differential	None	1.568	1.845 ns
True differential	None	1.588	1.869 ns

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{\text{DP}}$	$T_{\text{ENZL}}$		$T_{\text{ENZH}}$		$T_{\text{ENHZ}}$		$T_{\text{ENLZ}}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59 ns
Differential	2.396	2.819	2.764	3.252	2.764	3.252	2.255	2.653	2.255	2.653 ns

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

medium	3.246	3.819	2.686	3.16	3.236	3.807	5.542	6.52	4.936	5.807	ns	
medium_fast	3.066	3.607	2.525	2.971	3.054	3.593	5.405	6.359	4.811	5.66	ns	
fast	3.046	3.584	2.513	2.957	3.034	3.57	5.401	6.353	4.803	5.651	ns	
10 mA	slow	3.498	4.115	2.878	3.386	3.481	4.096	6.046	7.113	5.444	6.404	ns
	medium	3.138	3.692	2.569	3.023	3.126	3.678	5.782	6.803	5.129	6.034	ns
	medium_fast	2.966	3.489	2.414	2.841	2.951	3.472	5.666	6.665	5.013	5.897	ns
	fast	2.945	3.464	2.401	2.826	2.93	3.448	5.659	6.658	5.003	5.886	ns
12 mA	slow	3.417	4.02	2.807	3.303	3.401	4.002	6.083	7.156	5.464	6.428	ns
	medium	3.076	3.618	2.519	2.964	3.063	3.604	5.828	6.856	5.176	6.089	ns
	medium_fast	2.913	3.427	2.376	2.795	2.898	3.41	5.725	6.736	5.072	5.966	ns
	fast	2.894	3.405	2.362	2.78	2.879	3.388	5.715	6.724	5.064	5.957	ns
16 mA	slow	3.366	3.96	2.751	3.237	3.348	3.939	6.226	7.324	5.576	6.56	ns
	medium	3.03	3.565	2.47	2.906	3.017	3.55	5.981	7.036	5.282	6.214	ns
	medium_fast	2.87	3.377	2.328	2.739	2.854	3.358	5.895	6.935	5.18	6.094	ns
	fast	2.853	3.357	2.314	2.723	2.837	3.338	5.889	6.929	5.177	6.09	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

##### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V <sub>DDI</sub>	2.375	2.5	2.625	V	2.5 V range
Supply voltage	V <sub>DDI</sub>	3.15	3.3	3.45	V	3.3 V range

**Table 161 • LVDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit	Conditions
DC Input voltage	V <sub>I</sub>	0	2.925	V	2.5 V range
DC input voltage	V <sub>I</sub>	0	3.45	V	3.3 V range
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)				
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)				

1. See Table 24, page 22.

**Table 168 • LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.554	3.004	ns	
100	2.549	2.999	ns	

**Table 169 • LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2.136	2.513	2.416	2.842	2.402	2.825	2.423	2.85	2.409	2.833 ns

**Table 170 • LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
No pre-emphasis	1.61	1.893	1.749	2.058	1.735	2.041	1.897	2.231	1.866	2.195	ns
Min pre-emphasis	1.527	1.796	1.757	2.067	1.744	2.052	1.905	2.241	1.876	2.207	ns
Med pre-emphasis	1.496	1.76	1.765	2.077	1.751	2.06	1.914	2.252	1.884	2.216	ns

**LVDS33 AC Switching Characteristics****Table 171 • LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.572	3.025	ns	
100	2.569	3.023	ns	

**Table 172 • LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
1.942	2.284	1.98	2.33	1.97	2.318	1.953	2.298	1.96	2.307 ns

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 180 • B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	$T_{PY}$		
	-1	-Std	Unit
None	2.738	3.221	ns
100	2.735	3.218	ns

**Table 181 • B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	$T_{PY}$		
	-1	-Std	Unit
None	2.495	2.934	ns
100	2.495	2.935	ns

**Table 182 • B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

$T_{DP}$		$T_{ZL}$		$T_{ZH}$		$T_{HZ}$		$T_{LZ}$		Unit
-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2.258	2.656	2.343	2.756	2.329	2.74	2.12	2.494	2.123	2.497	ns

### 2.3.7.3 M-LVDS

M-LVDS specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum Input and Output Levels

**Table 183 • M-LVDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>1</sup>	$V_{DDI}$	2.375	2.5	2.625	V

1. Only M-LVDS TYPE I is supported.

**Table 184 • M-LVDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	$V_I$	0	2.925	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>2</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	2.375	2.5	2.625	V

**Table 204 • RSDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	$V_I$	0	2.925	V

**Table 205 • RSDS DC Output Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	$V_{OH}$	1.25	1.425	1.6	V
DC output logic low	$V_{OL}$	0.9	1.075	1.25	V

**Table 206 • RSDS Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
Differential output voltage swing	$V_{OD}$	100	600	mV
Output common mode voltage	$V_{OCM}$	0.5	1.5	V
Input common mode voltage	$V_{ICM}$	0.3	1.5	V
Input differential voltage	$V_{ID}$	100	600	mV

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**


Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	$D_{MAX}$	520	Mbps	AC loading: 2 pF / 100 Ω differential load
Maximum data rate (for MSIOD I/O bank)	$D_{MAX}$	700	Mbps	AC loading: 2 pF / 100 Ω differential load

**Table 208 • RSDS AC Impedance Specifications**

Parameter	Symbol	Typ	Unit
Termination resistance	$R_T$	100	Ω

**Table 209 • RSDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{TRIP}$	Cross point	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{ENT}$	2K	Ω
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{ENT}$	5	pF

**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
$T_{DDROCLKQ}$	Clock-to-out of DDR for output DDR	E, G	0.263	0.309	ns
$T_{DDROSUDF}$	Data_F data setup for output DDR	F, E	0.143	0.168	ns
$T_{DDROUDR}$	Data_R data setup for output DDR	A, E	0.19	0.223	ns
$T_{DDROHDF}$	Data_F data hold for output DDR	F, E	0	0	ns
$T_{DDROHDR}$	Data_R data hold for output DDR	A, E	0	0	ns
$T_{DDROSUE}$	Enable setup for input DDR	B, E	0.419	0.493	ns
$T_{DDROHE}$	Enable hold for input DDR	B, E	0	0	ns
$T_{DDROSUSLN}$	Synchronous load setup for input DDR	D, E	0.196	0.231	ns
$T_{DDROHSLN}$	Synchronous load hold for input DDR	D, E	0	0	ns
$T_{DDROAL2Q}$	Asynchronous load-to-out for output DDR	C, G	0.528	0.621	ns
$T_{DDROREM}$	Asynchronous load removal time for output DDR	C, E	0	0	ns
$T_{DDRORECAL}$	Asynchronous load recovery time for output DDR	C, E	0.034	0.04	ns

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.32		0.377	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.269		2.669	ns
Access time with feed-through write timing			1.51		1.777	ns
Address setup time	$T_{ADDRSU}$	0.626		0.737		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.322		0.378		ns
Data hold time	$T_{DHD}$	0.082		0.096		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns
Block select hold time	$T_{BLKHD}$	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		1.51		1.777	ns
Block select minimum pulse width	$T_{BLKMPW}$	0.186		0.219		ns
Read enable setup time	$T_{RDESU}$	0.53		0.624		ns
Read enable hold time	$T_{RDEHD}$	0.071		0.083		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLESU}$	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLEHD}$	0.102		0.12		ns
Asynchronous reset to output propagation delay	$T_{R2Q}$		1.547		1.82	ns
Asynchronous reset removal time	$T_{RSTREM}$	0.506		0.595		ns
Asynchronous reset recovery time	$T_{RSTREC}$	0.004		0.005		ns
Asynchronous reset minimum pulse width	$T_{RSTMPW}$	0.301		0.354		ns
Pipelined register asynchronous reset removal time	$T_{PLRSTREM}$	-0.279		-0.328		ns
Pipelined register asynchronous reset recovery time	$T_{PLRSTREC}$	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	$T_{PLRSTMPW}$	0.282		0.332		ns
Synchronous reset setup time	$T_{SRSTSU}$	0.226		0.265		ns
Synchronous reset hold time	$T_{SRSTHD}$	0.036		0.043		ns
Write enable setup time	$T_{WESU}$	0.454		0.534		ns
Write enable hold time	$T_{WEHD}$	0.048		0.057		ns
Maximum frequency	$F_{MAX}$		400		340	MHz

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode (continued)**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Read asynchronous reset removal time (pipelined clock)		-0.023		-0.027	ns
Read asynchronous reset removal time (non-pipelined clock)	$T_{RSTREM}$	0.046		0.054	ns
Read asynchronous reset recovery time (pipelined clock)		0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)	$T_{RSTREC}$	0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	$T_{R2Q}$		0.835		0.982 ns
Read synchronous reset setup time	$T_{SRSTSU}$	0.271		0.319	ns
Read synchronous reset hold time	$T_{SRSTHD}$	0.061		0.071	ns
Write clock period	$T_{CCY}$	4		4	ns
Write clock minimum pulse width high	$T_{CCLKMPWH}$	1.8		1.8	ns
Write clock minimum pulse width low	$T_{CCLKMPWL}$	1.8		1.8	ns
Write block setup time	$T_{BLKCSU}$	0.404		0.476	ns
Write block hold time	$T_{BLKCHD}$	0.007		0.008	ns
Write input data setup time	$T_{DINCSU}$	0.115		0.135	ns
Write input data hold time	$T_{DINCHD}$	0.15		0.177	ns
Write address setup time	$T_{ADDRCSU}$	0.088		0.104	ns
Write address hold time	$T_{ADDRCHD}$	0.128		0.15	ns
Write enable setup time	$T_{WECSU}$	0.397		0.467	ns
Write enable hold time	$T_{WECHD}$	-0.026		-0.03	ns
Maximum frequency	$F_{MAX}$		250		250 MHz

The following table lists the μSRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Read clock period	$T_{CY}$	4		4	ns
Read clock minimum pulse width high	$T_{CLKMPWH}$	1.8		1.8	ns
Read clock minimum pulse width low	$T_{CLKMPWL}$	1.8		1.8	ns
Read pipeline clock period	$T_{PLCY}$	4		4	ns
Read pipeline clock minimum pulse width high	$T_{PLCLKMPWH}$	1.8		1.8	ns
Read pipeline clock minimum pulse width low	$T_{PLCLKMPWL}$	1.8		1.8	ns
Read access time with pipeline register			0.266		0.313 ns
Read access time without pipeline register	$T_{CLK2Q}$		1.677		1.973 ns
Read address setup time in synchronous mode		0.301		0.354	ns
Read address setup time in asynchronous mode	$T_{ADDRSU}$	1.856		2.184	ns

**Table 241 • μSRAM (RAM256x4) in 256 × 4 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write address hold time	T <sub>ADDRCHD</sub>	0.245		0.288		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.03		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250	250	MHz	

The following table lists the μSRAM in 512 × 2 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.27		0.31	ns
Read access time without pipeline register			1.76		2.08	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.96		2.306		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.137		0.161		ns
Read address hold time in asynchronous mode		-0.58		-0.68		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.77		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.14		2.52	ns
Read asynchronous reset removal time (pipelined clock)	T <sub>RSTREM</sub>	-0.02		-0.03		ns
Read asynchronous reset removal time (non-pipelined clock)		0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)	T <sub>RSTREC</sub>	0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.83		0.98	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319		ns
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns

**Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write clock period	T <sub>CCY</sub>	4		4		ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8		ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8		ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476		ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008		ns
Write input data setup time	T <sub>DINCSU</sub>	0.101		0.118		ns
Write input data hold time	T <sub>DINCHD</sub>	0.137		0.161		ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.247		0.29		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.03		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 1024 × 1 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.27		0.31	ns
Read access time without pipeline register			1.78		2.1	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.978		2.327		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.137		0.161		ns
Read address hold time in asynchronous mode		-0.6		-0.71		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.77		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.16		2.54	ns
Read asynchronous reset removal time (pipelined clock)	T <sub>RSTREM</sub>	-0.02		-0.03		ns
Read asynchronous reset removal time (non-pipelined clock)		0.046		0.054		ns

**Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode (continued)**

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read asynchronous reset recovery time (pipelined clock)	T <sub>RSTREC</sub>	0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.83	0.98	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319	ns
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071	ns
Write clock period	T <sub>CCY</sub>	4		4	ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8	ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8	ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476	ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008	ns
Write input data setup time	T <sub>DINCSU</sub>	0.003		0.004	ns
Write input data hold time	T <sub>DINCHD</sub>	0.137		0.161	ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104	ns
Write address hold time	T <sub>ADDRCHD</sub>	0.247		0.29	ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467	ns
Write enable hold time	T <sub>WECHD</sub>	-0.03		-0.03	ns
Maximum frequency	F <sub>MAX</sub>		250	250	MHz

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when T<sub>J</sub> = 25 °C, V<sub>DD</sub> = 1.2 V. External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	302672	22	10	Sec
010	568784	28	18	Sec
025	1223504	51	26	Sec
050	2424832	66	54	Sec
060	2418896	77	54	Sec
090	3645968	113	126	Sec
150	6139184	155	193	Sec

**Table 293 • Flash\*Freeze Entry and Exit Times (continued)**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		005, 010, 025, 060, 090, and	150	050	All Devices	Unit
Exit time with respect to the fabric PLL lock <sup>1</sup>	TFF_EXIT	1.5	1.5	1.5	ms	eNVM and MSS/HPMS PLL = ON during F*F
		1.5	1.5	1.5		eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
Exit time with respect to the fabric buffer output	TFF_EXIT	21	15	21	μs	eNVM and MSS/HPMS PLL = ON during F*F
		65	55	65		eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit

1. PLL Lock Delay set to 1024 cycles (default).

### 2.3.28 DDR Memory Interface Characteristics

The following table lists the DDR memory interface characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 294 • DDR Memory Interface Characteristics**

Standard	Supported Data Rate		
	Min	Max	Unit
DDR3	667	667	Mbps
DDR2	667	667	Mbps
LPDDR	50	400	Mbps

### 2.3.29 SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SerDes complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. The following table provides the electrical characteristics.

The following table lists the SFP transceiver electrical characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 295 • SFP Transceiver Electrical Characteristics**


Pin	Direction	Differential Peak-Peak Voltage		
		Min	Max	Unit
RD+/- <sup>1</sup>	Output	1600	2400	mV
TD+/- <sup>2</sup>	Input	350	2400	mV

- Based on default SerDes transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX\_AMP setting.
- Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.

**Table 305 • SPI Characteristics for All Devices (continued)**

Symbol	Description	Min	Typ	Max	Unit	Conditions
sp5	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%– 90%) <sup>1</sup>		2.906		ns	IO Configuration: LVC MOS 2.5 V-8 mA AC Loading: 35 pF Test Conditions: Typical Voltage, 25 °C
SPI master configuration (applicable for 005, 010, 025, and 050 devices)						
sp6m	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 8.0			ns	
sp7m	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) – 2.5			ns	
sp8m	SPI_[0 1]_DI setup time <sup>2</sup>	12			ns	
sp9m	SPI_[0 1]_DI hold time <sup>2</sup>	2.5			ns	
SPI slave configuration (applicable for 005, 010, 025, and 050 devices)						
sp6s	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 17.0			ns	
sp7s	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) + 3.0			ns	
sp8s	SPI_[0 1]_DI setup time <sup>2</sup>	2			ns	
sp9s	SPI_[0 1]_DI hold time <sup>2</sup>	7			ns	
SPI master configuration (applicable for 060, 090, and 150 devices)						
sp6m	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 7.0			ns	
sp7m	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) – 9.5			ns	
sp8m	SPI_[0 1]_DI setup time <sup>2</sup>	15			ns	
sp9m	SPI_[0 1]_DI hold time <sup>2</sup>	–2.5			ns	
SPI slave configuration (applicable for 060, 090, and 150 devices)						
sp6s	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 16.0			ns	
sp7s	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) - 3.5			ns	
sp8s	SPI_[0 1]_DI setup time <sup>2</sup>	3			ns	
sp9s	SPI_[0 1]_DI hold time <sup>2</sup>	2.5			ns	

- For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
- For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

Parameter	Description	-1	-Std	Unit
FCANREFCLK <sup>1</sup>	Internally sourced CAN reference clock frequency	160	136	MHz
BAUDCANMAX	Maximum CAN performance baud rate	1	1	Mbps
BAUDCANMIN	Minimum CAN performance baud rate	0.05	0.05	Mbps

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

Parameter	Description	-1	-Std	Unit
FUSBREFCLK	Internally sourced USB reference clock frequency	166	142	MHz
TUSBCLK	USB clock period	16.66	16.66	ns
TUSBPD	Clock to USB data propagation delay	9.0	9.0	ns
TUSBSU	Setup time for USB data	6.0	6.0	ns
TUSBHD	Hold time for USB data	0	0	ns