



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |                                                                                                                                                 |
|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Obsolete                                                                                                                                        |
| Architecture            | MCU, FPGA                                                                                                                                       |
| Core Processor          | ARM® Cortex®-M3                                                                                                                                 |
| Flash Size              | 512KB                                                                                                                                           |
| RAM Size                | 64KB                                                                                                                                            |
| Peripherals             | DDR, PCIe, SERDES                                                                                                                               |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB                                                                                        |
| Speed                   | 166MHz                                                                                                                                          |
| Primary Attributes      | FPGA - 100K Logic Modules                                                                                                                       |
| Operating Temperature   | -40°C ~ 100°C (TJ)                                                                                                                              |
| Package / Case          | 1152-BBGA, FCBGA                                                                                                                                |
| Supplier Device Package | 1152-FCBGA (35x35)                                                                                                                              |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microsemi/m2s100s-1fcg1152i">https://www.e-xfl.com/product-detail/microsemi/m2s100s-1fcg1152i</a> |

|           |                                                                                                           |    |
|-----------|-----------------------------------------------------------------------------------------------------------|----|
| Table 161 | LVDS DC Input Voltage Specification                                                                       | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 56 |
| Table 163 | LVDS DC Output Voltage Specification                                                                      | 56 |
| Table 164 | LVDS DC Differential Voltage Specification                                                                | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed                                                               | 56 |
| Table 166 | LVDS AC Impedance Specifications                                                                          | 56 |
| Table 167 | LVDS AC Test Parameter Specifications                                                                     | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                        | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions                                                                | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification                                                                     | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)                                           | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification                                                              | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed                                                             | 58 |
| Table 178 | B-LVDS AC Impedance Specifications                                                                        | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications                                                                   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions                                                                | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification                                                                     | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification                                                                 | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank                                           | 60 |
| Table 189 | M-LVDS AC Impedance Specifications                                                                        | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications                                                                   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions                                                             | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification                                                                  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification                                                                 | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification                                                           | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed                                                          | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications                                                                     | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications                                                                | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions                                                                  | 63 |
| Table 204 | RSDS DC Input Voltage Specification                                                                       | 63 |
| Table 205 | RSDS DC Output Voltage Specification                                                                      | 63 |
| Table 206 | RSDS Differential Voltage Specification                                                                   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed                                                               | 63 |
| Table 208 | RSDS AC Impedance Specifications                                                                          | 63 |
| Table 209 | RSDS AC Test Parameter Specifications                                                                     | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

**Figure 1 • High Temperature Data Retention (HTR)****2.3.1.1 Overshoot/Undershoot Limits**

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CCI} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

**2.3.1.2 Thermal Characteristics**

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

**Table 15 • Inrush Currents at Power up,  $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85\text{ }^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .

**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40\text{ }^{\circ}\text{C}$ | $0\text{ }^{\circ}\text{C}$ | $25\text{ }^{\circ}\text{C}$ | $70\text{ }^{\circ}\text{C}$ | $85\text{ }^{\circ}\text{C}$ | $100\text{ }^{\circ}\text{C}$ |
|----------------------------|-------------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| 1.14                       | 0.83                          | 0.89                        | 0.92                         | 0.98                         | <b>1.00</b>                  | 1.02                          |
| 1.2                        | 0.75                          | 0.80                        | 0.83                         | 0.89                         | 0.91                         | 0.93                          |
| 1.26                       | 0.69                          | 0.73                        | 0.76                         | 0.81                         | 0.83                         | 0.85                          |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**  
(continued)

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | –1              | –Std  | –1              | –Std  | –1              | –Std  | –1                           | –Std  | –1                           | –Std  |      |
| 4 mA                   | Slow         | 3.095           | 3.641 | 2.705           | 3.182 | 3.088           | 3.633 | 4.738                        | 5.575 | 4.348                        | 5.116 | ns   |
|                        | Medium       | 2.825           | 3.324 | 2.488           | 2.927 | 2.823           | 3.321 | 4.492                        | 5.285 | 4.063                        | 4.781 | ns   |
|                        | Medium fast  | 2.701           | 3.178 | 2.384           | 2.804 | 2.698           | 3.173 | 4.364                        | 5.135 | 3.945                        | 4.642 | ns   |
|                        | Fast         | 2.69            | 3.165 | 2.377           | 2.796 | 2.687           | 3.161 | 4.359                        | 5.129 | 3.94                         | 4.636 | ns   |
| 6 mA                   | Slow         | 2.919           | 3.434 | 2.491           | 2.93  | 2.902           | 3.414 | 5.085                        | 5.983 | 4.674                        | 5.5   | ns   |
|                        | Medium       | 2.65            | 3.118 | 2.279           | 2.681 | 2.642           | 3.108 | 4.845                        | 5.701 | 4.375                        | 5.148 | ns   |
|                        | Medium fast  | 2.529           | 2.975 | 2.176           | 2.56  | 2.521           | 2.965 | 4.724                        | 5.558 | 4.259                        | 5.011 | ns   |
|                        | Fast         | 2.516           | 2.96  | 2.168           | 2.551 | 2.508           | 2.95  | 4.717                        | 5.55  | 4.251                        | 5.002 | ns   |
| 8 mA                   | Slow         | 2.863           | 3.368 | 2.427           | 2.855 | 2.844           | 3.346 | 5.196                        | 6.114 | 4.769                        | 5.612 | ns   |
|                        | Medium       | 2.599           | 3.058 | 2.217           | 2.608 | 2.59            | 3.047 | 4.952                        | 5.827 | 4.471                        | 5.261 | ns   |
|                        | Medium fast  | 2.483           | 2.921 | 2.114           | 2.487 | 2.473           | 2.91  | 4.832                        | 5.685 | 4.364                        | 5.134 | ns   |
|                        | Fast         | 2.467           | 2.902 | 2.106           | 2.478 | 2.457           | 2.89  | 4.826                        | 5.678 | 4.348                        | 5.116 | ns   |
| 12 mA                  | Slow         | 2.747           | 3.232 | 2.296           | 2.701 | 2.724           | 3.204 | 5.39                         | 6.342 | 4.938                        | 5.81  | ns   |
|                        | Medium       | 2.493           | 2.934 | 2.102           | 2.473 | 2.483           | 2.921 | 5.166                        | 6.078 | 4.65                         | 5.471 | ns   |
|                        | Medium fast  | 2.382           | 2.803 | 2.006           | 2.36  | 2.371           | 2.789 | 5.067                        | 5.962 | 4.546                        | 5.349 | ns   |
|                        | Fast         | 2.369           | 2.787 | 1.999           | 2.352 | 2.357           | 2.773 | 5.063                        | 5.958 | 4.538                        | 5.339 | ns   |
| 16 mA                  | Slow         | 2.677           | 3.149 | 2.213           | 2.604 | 2.649           | 3.116 | 5.575                        | 6.56  | 5.08                         | 5.977 | ns   |
|                        | Medium       | 2.432           | 2.862 | 2.028           | 2.386 | 2.421           | 2.848 | 5.372                        | 6.32  | 4.801                        | 5.649 | ns   |
|                        | Medium fast  | 2.324           | 2.734 | 1.937           | 2.278 | 2.311           | 2.718 | 5.297                        | 6.233 | 4.7                          | 5.531 | ns   |
|                        | Fast         | 2.313           | 2.721 | 1.929           | 2.269 | 2.3             | 2.706 | 5.296                        | 6.231 | 4.699                        | 5.529 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 47 • LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | –1              | –Std  | –1              | –Std  | –1              | –Std  | –1                           | –Std  | –1                           | –Std  |      |
| 2 mA                   | Slow         | 3.48            | 4.095 | 3.855           | 4.534 | 3.785           | 4.453 | 2.12                         | 2.494 | 3.45                         | 4.059 | ns   |
| 4 mA                   | Slow         | 2.583           | 3.039 | 3.042           | 3.579 | 3.138           | 3.691 | 4.143                        | 4.874 | 4.687                        | 5.513 | ns   |
| 6 mA                   | Slow         | 2.392           | 2.815 | 2.669           | 3.139 | 2.82            | 3.317 | 4.909                        | 5.775 | 5.083                        | 5.98  | ns   |
| 8 mA                   | Slow         | 2.309           | 2.717 | 2.565           | 3.017 | 2.74            | 3.223 | 5.812                        | 6.837 | 5.523                        | 6.497 | ns   |
| 12 mA                  | Slow         | 2.333           | 2.745 | 2.437           | 2.867 | 2.626           | 3.089 | 6.131                        | 7.213 | 5.712                        | 6.72  | ns   |
| 16 mA                  | Slow         | 2.412           | 2.838 | 2.335           | 2.747 | 2.533           | 2.979 | 6.54                         | 7.694 | 6.007                        | 7.067 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 48 • LVCMOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 2.206    | 2.596 | 2.678    | 3.15  | 2.64     | 3.106 | 4.935      | 5.805 | 4.74       | 5.576 | ns   |
| 4 mA                   | Slow         | 1.835    | 2.159 | 2.242    | 2.637 | 2.256    | 2.654 | 5.413      | 6.368 | 5.15       | 6.059 | ns   |
| 6 mA                   | Slow         | 1.709    | 2.01  | 2.132    | 2.508 | 2.167    | 2.549 | 5.813      | 6.838 | 5.499      | 6.469 | ns   |
| 8 mA                   | Slow         | 1.63     | 1.918 | 1.958    | 2.303 | 2.012    | 2.367 | 6.226      | 7.324 | 5.816      | 6.842 | ns   |
| 12 mA                  | Slow         | 1.648    | 1.939 | 1.86     | 2.187 | 1.921    | 2.259 | 6.519      | 7.669 | 6.027      | 7.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.8 1.8 V LVCMOS

LVCMOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 49 • LVCMOS 1.8 V DC Recommended Operating Conditions**

| Parameter                                               | Symbol    | Min   | Typ | Max  | Unit |
|---------------------------------------------------------|-----------|-------|-----|------|------|
| <b>LVCMOS 1.8 V DC Recommended Operating Conditions</b> |           |       |     |      |      |
| Supply voltage                                          | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 50 • LVCMOS 1.8 V DC Input Voltage Specification**

| Parameter                                           | Symbol        | Min                   | Max                   | Unit |
|-----------------------------------------------------|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |                       |                       | –    |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |                       |                       | –    |

1. See Table 24, page 22.

**Table 51 • LVCMOS 1.8 V DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 52 • LVCMOS 1.8 V Minimum and Maximum AC Switching Speed**

| Parameter                                           | Symbol    | Max | Unit | Conditions                                 |
|-----------------------------------------------------|-----------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) <sup>1</sup> | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)               | $D_{MAX}$ | 295 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) <sup>1</sup> | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |

1. Maximum Data Rate applies for Drive Strength 8 mA and above, All Slews.

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVCMOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.051    | 2.413 | 2.086     | 2.455 | ns   |

**Table 68 • LVCMOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 3.311    | 3.896 | 3.285     | 3.865 | ns   |
| 50                          | 3.654    | 4.299 | 3.623     | 4.263 | ns   |
| 75                          | 3.533    | 4.156 | 3.501     | 4.119 | ns   |
| 150                         | 3.415    | 4.018 | 3.388     | 3.986 | ns   |

**Table 69 • LVCMOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.959    | 3.481 | 2.93      | 3.447 | ns   |
| 50                          | 3.298    | 3.88  | 3.268     | 3.845 | ns   |
| 75                          | 3.162    | 3.719 | 3.128     | 3.68  | ns   |
| 150                         | 3.053    | 3.592 | 3.021     | 3.554 | ns   |

**Table 70 • LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------------|-----------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                              |                 | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                         | Slow            | 5.122    | 6.026 | 4.31     | 5.07  | 5.145    | 6.052 | 5.258      | 6.186 | 4.672      | 5.496 | ns   |
|                              | Medium          | 4.58     | 5.389 | 3.86     | 4.54  | 4.6      | 5.411 | 4.977      | 5.855 | 4.357      | 5.126 | ns   |
|                              | Medium<br>fast  | 4.323    | 5.086 | 3.629    | 4.269 | 4.341    | 5.107 | 4.804      | 5.652 | 4.228      | 4.974 | ns   |
|                              | Fast            | 4.296    | 5.054 | 3.609    | 4.245 | 4.314    | 5.075 | 4.791      | 5.636 | 4.219      | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449    | 5.235 | 3.707    | 4.361 | 4.443    | 5.227 | 6.058      | 7.127 | 5.458      | 6.421 | ns   |
|                              | Medium          | 3.961    | 4.66  | 3.264    | 3.839 | 3.954    | 4.651 | 5.778      | 6.797 | 5.116      | 6.018 | ns   |
|                              | Medium<br>fast  | 3.729    | 4.387 | 3.043    | 3.579 | 3.72     | 4.376 | 5.63       | 6.624 | 4.981      | 5.86  | ns   |
|                              | Fast            | 3.704    | 4.358 | 3.027    | 3.56  | 3.695    | 4.347 | 5.624      | 6.617 | 4.973      | 5.851 | ns   |

**Table 85 • LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |        | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|--------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std   | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.883           | 4.568 | 4.868           | 5.726 | 5.329           | 6.269 | 7.994                        | 9.404  | 7.527                        | 8.855 | ns   |
| 4 mA                   | Slow         | 3.774           | 4.44  | 4.188           | 4.926 | 4.613           | 5.426 | 8.972                        | 10.555 | 8.315                        | 9.782 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min  | Typ | Max  | Unit |
|----------------|------------------|------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 3.15 | 3.3 | 3.45 | V    |

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

| Parameter                       | Symbol               | Min | Max  | Unit |
|---------------------------------|----------------------|-----|------|------|
| DC input voltage                | V <sub>I</sub>       | 0   | 3.45 | V    |
| Input current high <sup>1</sup> | I <sub>IH</sub> (DC) |     |      |      |
| Input current low <sup>1</sup>  | I <sub>IL</sub> (DC) |     |      |      |

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

| Parameter            | Symbol          | Min | Typ                   | Max | Unit |
|----------------------|-----------------|-----|-----------------------|-----|------|
| DC output logic high | V <sub>OH</sub> |     | Per PCI specification |     | V    |
| DC output logic low  | V <sub>OL</sub> |     | Per PCI specification |     | V    |

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

| Parameter                         | Symbol           | Max | Unit | Conditions                           |
|-----------------------------------|------------------|-----|------|--------------------------------------|
| Maximum data rate (MSIO I/O bank) | D <sub>MAX</sub> | 630 | Mbps | AC Loading: per JEDEC specifications |

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ                      | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|--------------------------|------|
| Measuring/trip point for data path (falling edge)                                                           | V <sub>TRIP</sub> | 0.615 × V <sub>DDI</sub> | V    |
| Measuring/trip point for data path (rising edge)                                                            | V <sub>TRIP</sub> | 0.285 × V <sub>DDI</sub> | V    |
| Resistance for data test path                                                                               | RTT_TEST          | 25                       | Ω    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K                       | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5                        | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 10                       | pF   |

**Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only**

| Parameter                                                   | Symbol               | Min             | Max | Unit |
|-------------------------------------------------------------|----------------------|-----------------|-----|------|
| <b>HSTL Class I</b>                                         |                      |                 |     |      |
| DC output logic high                                        | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low                                         | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current (MSIO and DDRIO I/O banks) | $I_{OH}$ at $V_{OH}$ | -8.0            |     | mA   |
| Output minimum sink current (MSIO and DDRIO I/O banks)      | $I_{OL}$ at $V_{OL}$ | 8.0             |     | mA   |
| <b>HSTL Class II</b>                                        |                      |                 |     |      |
| DC output logic high                                        | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low                                         | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current                            | $I_{OH}$ at $V_{OH}$ | -16.0           |     | mA   |
| Output minimum sink current                                 | $I_{OL}$ at $V_{OL}$ | 16.0            |     | mA   |

**Table 96 • HSTL DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.2 | V    |

**Table 97 • HSTL AC Differential Voltage Specifications**

| Parameter                           | Symbol     | Min  | Max | Unit |
|-------------------------------------|------------|------|-----|------|
| AC input differential voltage       | $V_{DIFF}$ | 0.4  |     | V    |
| AC differential cross point voltage | $V_x$      | 0.68 | 0.9 | V    |

**Table 98 • HSTL Minimum and Maximum AC Switching Speed**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 99 • HSTL Impedance Specification**

| Parameter                                                         | Symbol    | Typ        | Unit     | Conditions                          |
|-------------------------------------------------------------------|-----------|------------|----------|-------------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 25.5, 47.8 | $\Omega$ | Reference resistance = 191 $\Omega$ |
| Effective impedance value (ODT for DDRIO I/O bank only)           | $R_{TT}$  | 47.8       | $\Omega$ | Reference resistance = 191 $\Omega$ |

**Table 100 • HSTL AC Test Parameter Specification**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for HSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for HSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 47.8 | 1.614    | 1.898 | ns   |
| True differential        | None | 1.622    | 1.909 | ns   |
|                          | 47.8 | 1.628    | 1.916 | ns   |

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|               | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|---------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|               | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| HSTL Class I  |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.6      | 3.059 | 2.514    | 2.958 | 2.514    | 2.958 | 2.431    | 2.86  | 2.431    | 2.86  | ns   |
| Differential  | 2.621    | 3.083 | 2.648    | 3.115 | 2.647    | 3.113 | 2.925    | 3.442 | 2.923    | 3.44  | ns   |
| HSTL Class II |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.511    | 2.954 | 2.488    | 2.927 | 2.49     | 2.93  | 2.409    | 2.833 | 2.411    | 2.836 | ns   |
| Differential  | 2.528    | 2.974 | 2.552    | 3.003 | 2.551    | 3.001 | 2.897    | 3.409 | 2.896    | 3.408 | ns   |

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter                                                                           | Symbol               | Min              | Max              | Unit |
|-------------------------------------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>                                            |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.29     | 2.693 | 1.988    | 2.338 | 1.978    | 2.326 | 1.989    | 2.34  | 1.979    | 2.328 | ns   |
| Differential | 2.418    | 2.846 | 2.304    | 2.711 | 2.297    | 2.702 | 2.131    | 2.506 | 2.124    | 2.499 | ns   |

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  | V    |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 | V    |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 | V    |

**Table 120 • SSTL18 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min               | Max               | Unit |
|---------------------------------|---------------|-------------------|-------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.125$ | 1.89              | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3              | $V_{REF} - 0.125$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                   |                   |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                   |                   |      |

1. See Table 24, page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

| Parameter                                              | Symbol               | Min              | Max              | Unit |
|--------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL18 Class I (DDR2 Reduced Drive)</b>             |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 6.5              |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -6.5             |                  | mA   |
| <b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>   |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 13.4             |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -13.4            |                  | mA   |

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|----------------------------------------|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                         | Symbol    | Typ         | Unit     | Conditions                        |
|-------------------------------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                                        | Symbol      | Typ | Unit     |
|----------------------------------------------------------------------------------|-------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

|                     |      | $T_{PY}$ |       | Unit |
|---------------------|------|----------|-------|------|
|                     |      | -1       | -Std  |      |
| Pseudo differential | None | 1.567    | 1.844 | ns   |
| True differential   | None | 1.588    | 1.869 | ns   |

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.281    | 2.683 | 2.196      | 2.584 | 2.195      | 2.583 | 2.171      | 2.555 | 2.17       | 2.554 | ns   |
| Differential | 2.298    | 2.703 | 2.288      | 2.692 | 2.288      | 2.692 | 2.593      | 3.051 | 2.593      | 3.051 | ns   |

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max  | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

| Parameter                                           | Symbol        | Min                   | Max                   | Unit |
|-----------------------------------------------------|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |                       |                       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |                       |                       |      |

1. See Table 24, page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions                                           |
|----------------------------------------|-----------|-----|------|------------------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

| Parameter                                                         | Symbol   | Typ                    | Unit     |
|-------------------------------------------------------------------|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 162 • LVDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 163 • LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol    | Min   | Typ  | Max   | Unit |
|-----------------------------------|-----------|-------|------|-------|------|
| Differential output voltage swing | $V_{OD}$  | 250   | 350  | 450   | mV   |
| Output common mode voltage        | $V_{OCM}$ | 1.125 | 1.25 | 1.375 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.05  | 1.25 | 2.35  | V    |
| Input differential voltage        | $V_{ID}$  | 100   | 350  | 600   | mV   |

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

| Parameter                                              | Symbol    | Max | Unit | Conditions                                         |
|--------------------------------------------------------|-----------|-----|------|----------------------------------------------------|
| Maximum data rate (for MSIO I/O bank)                  | $D_{MAX}$ | 535 | Mbps | AC loading: 12 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | $D_{MAX}$ | 620 | Mbps | AC loading: 10 pF / 100 $\Omega$ differential load |
|                                                        |           | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load  |

**Table 165 • LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Max | Unit     |
|------------------------|--------|-----|-----|----------|
| Termination resistance | $R_T$  | 100 |     | $\Omega$ |

**Table 166 • LVDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**LVDS25 AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**


| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.774    | 3.263 | ns   |
| 100                      | 2.775    | 3.264 | ns   |

2.3.9 DDR Module Specification

This section describes input and output DDR module and timing specifications.


2.3.9.1 Input DDR Module

Figure 10 • Input DDR Module



### 2.3.9.4 Output DDR Module

Figure 12 • Output DDR Module



## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 × 2 Mode (continued)**

| Parameter                            | Symbol         | –1    |     | –Std  |     | Unit |
|--------------------------------------|----------------|-------|-----|-------|-----|------|
|                                      |                | Min   | Max | Min   | Max |      |
| Write clock period                   | $T_{CCY}$      | 4     |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8   |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8   |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404 |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007 |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.101 |     | 0.118 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.137 |     | 0.161 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088 |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.247 |     | 0.29  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | –0.03 |     | –0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 1024 × 1 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 × 1 Mode**

| Parameter                                                                   | Symbol          | –1    |      | –Std  |      | Unit |
|-----------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                             |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                           | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                  | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                  |                 |       | 1.78 |       | 2.1  | ns   |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                |                 | 1.978 |      | 2.327 |      | ns   |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode                                 |                 | –0.6  |      | –0.71 |      | ns   |
| Read enable setup time                                                      | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                       | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                 | $T_{BLKHD}$     | –0.65 |      | –0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.16 |       | 2.54 | ns   |
| Read asynchronous reset removal time (pipelined clock)                      | $T_{RSTREM}$    | –0.02 |      | –0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                  |                 | 0.046 |      | 0.054 |      | ns   |

**Table 248 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 2            | 37      | 5      | Sec  |
| 010             | 274816           | 4            | 76      | 11     | Sec  |
| 025             | 274816           | 4            | 78      | 10     | Sec  |
| 050             | 278528           | 3            | 85      | 9      | Sec  |
| 060             | 268480           | 5            | 76      | 22     | Sec  |
| 090             | 544496           | 10           | 152     | 43     | Sec  |
| 150             | 544496           | 10           | 153     | 44     | Sec  |

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**


| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 439296           | 6            | 56      | 11     | Sec  |
| 010             | 842688           | 11           | 100     | 21     | Sec  |
| 025             | 1497408          | 19           | 113     | 32     | Sec  |
| 050             | 2695168          | 32           | 136     | 48     | Sec  |
| 060             | 2686464          | 43           | 137     | 70     | Sec  |
| 090             | 4190208          | 68           | 236     | 115    | Sec  |
| 150             | 6682768          | 109          | 286     | 162    | Sec  |

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 302672           | 6            | 19      | 8      | Sec  |
| 010             | 568784           | 10           | 26      | 14     | Sec  |
| 025             | 1223504          | 21           | 39      | 29     | Sec  |
| 050             | 2424832          | 39           | 60      | 50     | Sec  |
| 060             | 2418896          | 44           | 65      | 54     | Sec  |
| 090             | 3645968          | 66           | 90      | 79     | Sec  |
| 150             | 6139184          | 108          | 140     | 128    | Sec  |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 3            | 42      | 4      | Sec  |
| 010             | 274816           | 4            | 82      | 7      | Sec  |
| 025             | 274816           | 4            | 82      | 8      | Sec  |
| 050             | 278528           | 4            | 80      | 8      | Sec  |
| 060             | 268480           | 6            | 80      | 8      | Sec  |
| 090             | 544496           | 10           | 157     | 15     | Sec  |

**Figure 17 • Power-up to Functional Timing Diagram for SmartFusion2**

The following table lists the IGLOO2 power-up to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 289 • Power-up to Functional Times for IGLOO2**

|                      |                  |                         |                                                          | Maximum Power-up to Functional Time for IGLOO2 (uS) |      |      |      |      |      |      |
|----------------------|------------------|-------------------------|----------------------------------------------------------|-----------------------------------------------------|------|------|------|------|------|------|
| Symbol               | From             | To                      | Description                                              | 005                                                 | 010  | 025  | 050  | 060  | 090  | 150  |
| T <sub>POR2OUT</sub> | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                         | 114                                                 | 114  | 114  | 113  | 114  | 114  | 114  |
| T <sub>VDD2OUT</sub> | V <sub>DD</sub>  | Output available at I/O | V <sub>DD</sub> at its minimum threshold level to output | 2587                                                | 2600 | 2607 | 2558 | 2591 | 2600 | 2699 |
| T <sub>VDD2POR</sub> | V <sub>DD</sub>  | POWER_ON_RESET_N        | V <sub>DD</sub> at its minimum threshold level to fabric | 2474                                                | 2486 | 2493 | 2445 | 2477 | 2486 | 2585 |
| T <sub>VDD2WPU</sub> | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                              | 2500                                                | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
|                      | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                              | 2504                                                | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
|                      | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                              | 2479                                                | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

**Note:** For more information about power-up times, see *UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide*.