



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k83-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with PIC18(L)F25/26K83 Microcontrollers	
3.0	PIC18 CPU	
4.0	Memory Organization	
5.0	Device Configuration	
6.0		
7.0	Oscillator Module (with Fail-Safe Clock Monitor)	
8.0	Reference Clock Output Module	
9.0	Interrupt Controller	
10.0	Power-Saving Operation Modes	
12.0	Windowed Watchdog Timer (WWDT)	
12.0	8x8 Hardware Multiplier	
13.0	Nonvolatile Memory (NVM) Control.	
14.0	Cyclic Redundancy Check (CRC) Module with Memory Scannel	
15.0	Direct Memory Access (DMA)	
10.0	I/O POIS	
17.0	Peripheral Pin Select (PPS) Module	
18.0	Interrupt-on-Unange	
19.0	Peripheral Module Disable (PMD)	
20.0	Timero Module	
21.0		
22.0	Timer2/4/o Module	
23.0	Capture/Compare/PWM Module	
24.0	Puise-width Modulation (PWM)	
25.0	Signal Measurement Timer (SMTX)	
20.0	Complementary waveform Generator (CWG) Module	
27.0	Comigurable Logic Cell (CEC).	
28.0	Numerically Controlled Oscillator (NCO) Module	
29.0	Zero-Cross Detection (ZCD) Woodule	
30.0	Data signal Mounalor (DSW) Moune	
22.0	Universal Asynchronous Receiver Transmitter (UART) with Protocol Support	
32.0		
24.0		
34.0	CAN Wolding	
26.0	Fixed Voltage Reletence (FVR)	
27.0	Analog to Digital Convorter with Computation (ADC2) Medule	
30.0	Analog-to-bigital converter vinit computation (ADC2) Module	
30.0	Comparator Modulo	
40.0	Comparation Module	
40.0	In Circuit Serial Programming TW (ICSPTM)	
41.0	In-circuit Serial Flogramming (ICSF **)	
42.0	Instruction Set Summary	
43.0	Nevelopment Support	
44.0	Electrical Specifications	00 / בח ד
40.0	DC and AC Characteristics Graphs and Tables	
40.0	Do and no onaradichetilo Oraphe and Tables	ו 20
+1.0		



4.2.5.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 4-4) contains the Stack Pointer value. The STKOVF (Stack Overflow) Status bit and the STKUNF (Stack Underflow) Status bit can be accessed using the PCON0 register. The value of the Stack Pointer can be 0 through 31. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for stack maintenance. After the PC is pushed onto the stack 32 times (without popping any values off the stack), the STKOVF bit is set. The STKOVF bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 5.1 "Configuration Words" for a description of the device Configuration bits.)

If STVREN is set (default), a Reset will be generated and a Stack Overflow will be indicated by the STKOVF bit when the 32nd push is initiated. This includes CALL and CALLW instructions, as well as stacking the return address during an interrupt response. The STKOVF bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKOVF bit will be set on the 32nd push and the Stack Pointer will remain at 31 but no Reset will occur. Any additional pushes will overwrite the 31st push but the STKPTR will remain at 31.

Setting STKOVF = 1 in software will change the bit, but will not generate a Reset.

The STKUNF bit is set when a stack pop returns a value of zero. The STKUNF bit is cleared by software or by POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 5.1 "Configuration Words"** for a description of the device Configuration bits).

If STVREN is set (default) and the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC, it will set the STKUNF bit and a Reset will be generated. This condition can be generated by the RETURN, RETLW and RETFIE instructions.

When STVREN = 0, STKUNF will be set but no Reset will occur.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

4.2.5.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

8.0 REFERENCE CLOCK OUTPUT MODULE

The reference clock output module provides the ability to send a clock signal to the clock reference output pin (CLKR). The reference clock output can also be used as a signal for other peripherals, such as the Data Signal Modulator (DSM), Memory Scanner and Timer module.

The reference clock output module has the following features:

- Selectable clock source using the CLKRCLK register
- Programmable clock divider
- · Selectable duty cycle







R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
SMT1PWAIP	SMT1PRAIP	SMT1IP	C1IP	ADTIP	ADIP	ZCDIP	INT0IP
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	SMT1PWAIP:	: SMT1 Pulse	Width Acquisi	tion Interrupt P	riority bit		
	1 = High prior	rity					
hit 6	SMT1PRAIP:	SMT1 Period	Acquisition In	terrunt Priority	bit		
bit o	1 = High prior	ritv		terrupt i nonty	bit		
	0 = Low prior	ity					
bit 5	SMT1IP: SMT	1 Interrupt Pri	ority bit				
	1 = High prior	rity					
	0 = Low prior	ity					
bit 4	C1IP: C1 Inte	rrupt Priority b	it				
	1 = High prior	rity					
hit 3		Threshold Inte	rrunt Priority k	nit			
bit o	1 = High prior	ritv	indpit nonty i				
	0 = Low prior	ity					
bit 2	ADIP: ADC In	nterrupt Priority	' bit				
	1 = High prior	rity					
	0 = Low prior	ity					
bit 1	ZCDIP: ZCD I	Interrupt Priori	ty bit				
	1 = Hign prior 0	rity					
hit 0		nal Interrunt 0	Interrunt Prio	rity bit			
Sit 0	1 = High prior	ritv	interrupt i no				
	0 = Low prior	ity					
		ity					

REGISTER 9-24: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMCC)N2<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
x = Bit is unkno	own	'0' = Bit is cleare	d	'1' = Bit is set	I		
-n = Value at P	OR						

REGISTER 13-2: NVMCON2: NONVOLATILE MEMORY CONTROL 2 REGISTER

bit 7-0 NVMCON2<7:0>:

Refer to Section 13.1.4 "NVM Unlock Sequence".

Note 1: This register always reads zeros, regardless of data written.

Register 13-3: NVMADRL: Data EEPROM Memory Address Low

				-			
R/W-x/0							
			ADR<	<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
x = Bit is unknown	'0' = Bit is cleared	'1' = Bit is set
-n = Value at POR		

bit 7-0 **ADR<7:0>:** EEPROM Read Address bits

REGISTER 13-4: NVMADRH: DATA EEPROM MEMORY ADDRESS HIGH

U-0	U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	
—	—	—	—	—	—	ADR<9:8>		
bit 7	bit 7							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
x = Bit is unknown	'0' = Bit is cleared	'1' = Bit is set	
-n = Value at POR			

bit 7-2 Unimplemented: Read as '0'

bit 1-0 ADR<9:8>: EEPROM Read Address bits

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ODCx7	ODCx6	ODCx5	ODCx4	ODCx3	ODCx2	ODCx1	ODCx0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
-n/n = Value at	POR and BOR	R/Value at all o	ther Resets				

REGISTER 16-6: ODCONx: OPEN-DRAIN CONTROL REGISTER

bit 7-0

ODCx<7:0>: Open-Drain Configuration on Pins Rx<7:0>

1 = Output drives only low-going signals (sink current only)

0 = Output drives both high-going and low-going signals (source and sink current)

TABLE 16-7: OPEN-DRAIN CONTROL REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ODCONA	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0
ODCONB	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0
ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0

REGISTER 20-3: TMR0L: TIMER0 COUNT REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			TMRC	L<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	inged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 TMR0L<7:0>: TMR0 Counter bits <7:0>

'1' = Bit is set

REGISTER 20-4: TMR0H: TIMER0 PERIOD REGISTER

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | TMR0H | 1<15:8> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 When MD16 = 0 **PR0<7:0>:**TMR0 Period Register Bits <7:0> When MD16 = 1 **TMR0H<15:8>:** TMR0 Counter bits <15:8>

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
T0CON0	EN	—	OUT	MD16	OUTPS<3:0>				286
T0CON1	CS<2:0> ASYNC			CKPS<3:0>			287		
TMR0L		TMR0L<7:0>							288
TMR0H				TMR0H	1<15:8>				288

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Timer0.

23.0 CAPTURE/COMPARE/PWM MODULE

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate pulse-width modulated signals of varying frequency and duty cycle.

This family of devices contains four standard Capture/ Compare/PWM modules (CCP1, CCP2, CCP3 and CCP4). Each individual CCP module can select the timer source that controls the module. Each module has an independent timer selection which can be accessed using the CxTSEL bits in the CCPTMRS0 register (Register 23-2). The default timer selection is TMR1 when using Capture/Compare mode and TMR2 when using PWM mode in the CCPx module.

Please note that the Capture/Compare mode operation is described with respect to TMR1 and the PWM mode operation is described with respect to TMR2 in the following sections.

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
 - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

23.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (CCPxCON), a capture input selection register (CCPxCAP) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte).

23.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1 through 6 that vary with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 23-1.

TABLE 23-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource				
Capture	Time and Time and an Time of				
Compare	Timer1, Timer3 or Timer5				
PWM	Timer2, Timer4 or Timer6				

The assignment of a particular timer to a module is determined by the timer to CCP enable bits in the CCPTMRS0 register (see Register 23-2) All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

23.1.2 OPEN-DRAIN OUTPUT OPTION

When operating in Output mode (the Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters.





26.2.3.1 Direction Change in Full-Bridge Mode

In Full-Bridge mode, changing MODE<2:0> controls the forward/reverse direction. Changes to MODE<2:0> change to the new direction on the next rising edge of the modulated input.

A direction change is initiated in software by changing the MODE<2:0> bits of the CWGxCON0 register. The sequence is illustrated in Figure 26-8.

- The associated active output CWGxA and the inactive output CWGxC are switched to drive in the opposite direction.
- The previously modulated output CWGxD is switched to the inactive state, and the previously inactive output CWGxB begins to modulate.
- CWG modulation resumes after the directionswitch dead band has elapsed.

26.2.3.2 Dead-Band Delay in Full-Bridge Mode

Dead-band delay is important when either of the following conditions is true:

- The direction of the CWG output changes when the duty cycle of the data input is at or near 100%, or
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

The dead-band delay is inserted only when changing directions, and only the modulated output is affected. The statically-configured outputs (CWGxA and CWGxC) are not afforded dead band, and switch essentially simultaneously.

Figure 26-8 shows an example of the CWG outputs changing directions from forward to reverse, at near 100% duty cycle. In this example, at time t1, the output of CWGxA and CWGxD become inactive, while output CWGxC becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shootthrough current will flow through power devices QC and QD for the duration of 't'. The same phenomenon will occur to power devices QA and QB for the CWG direction change from reverse to forward.

When changing the CWG direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce the CWG duty cycle for one period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.



FIGURE 26-8: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE





27.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

27.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 27-2. Data inputs in the figure are identified by a generic numbered input name.

Table 27-1 correlates the generic input name to the actual signal for each CLC module. The column labeled 'DyS<4:0> Value' indicates the MUX selection code for the selected data input. DyS is an abbreviation for the MUX select input codes: D1S<4:0> through D4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 27-3 through Register 27-6).

Note: Data selections are undefined at power-up.

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
POL	—	—	—	G4POL	G3POL	G2POL	G1POL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	POL: CLCxO	UT Output Pola	arity Control b	it			
	1 = The output	ut of the logic of	ell is inverted				
	0 = The outp	ut of the logic o	ell is not inve	rted			
bit 6-4	Unimplemen	ted: Read as '	כ'				
bit 3	G4POL: Gate	3 Output Pola	rity Control bi	t			
	1 = The output	ut of gate 3 is i	nverted when	applied to the	logic cell		
	0 = 1 he outp	ut of gate 3 is r	not inverted				
bit 2	G3POL: Gate	2 Output Pola	rity Control bi	t			
	1 = The outp	ut of gate 2 is i	nverted when	applied to the	logic cell		
	0 = The outp	ut of gate 2 is r	not inverted				
bit 1	G2POL: Gate	1 Output Pola	rity Control bi	t			
	1 = The output	ut of gate 1 is i	nverted when	applied to the	logic cell		
		ut of gate 1 is r	not inverted				
bit 0	G1POL: Gate	0 Output Pola	rity Control bi	t			
	1 = The output	ut of gate 0 is i	nverted when	applied to the	logic cell		
		ut of gate of is r					

REGISTER 27-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N			
bit 7		-					bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
u = Bit is unch	nanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	G2D4T: Gate	e 1 Data 4 True	(noninverted)	bit						
	1 = CLCIN3	(true) is gated	into CLCx Gat	te 1						
	0 = CLCIN3	(true) is not ga	ted into CLCx	Gate 1						
bit 6	G2D4N: Gat	e 1 Data 4 Neg	ated (inverted) bit						
	1 = CLCIN3	(inverted) is ga	ted into CLCx	Gate 1						
bit 5	G2D3T: Gate	(Invented) is no 1 Data 3 True	(noninverted)	hit						
bit 5	1 = CLCIN2	(true) is gated	into CI Cx Gat	te 1						
	0 = CLCIN2	(true) is not ga	ted into CLCx	Gate 1						
bit 4	G2D3N: Gat	e 1 Data 3 Neg	ated (inverted) bit						
	1 = CLCIN2	(inverted) is ga	inverted) is gated into CLCx Gate 1							
	0 = CLCIN2	(inverted) is no	t gated into C	LCx Gate 1						
bit 3	G2D2T: Gate	e 1 Data 2 True	(noninverted)	bit						
	1 = CLCIN1	(true) is gated	true) is gated into CLCx Gate 1							
h # 0		(true) is not ga								
DIL Z		e i Data z Neg	ated (inverted) DIL						
	1 = CLCIN1 0 = CLCIN1	(inverted) is gated into CLCX Gate 1 (inverted) is not gated into CLCX Gate 1								
bit 1	G2D1T: Gate	e 1 Data 1 True	(noninverted)	bit						
	1 = CLCIN0	(true) is gated	into CLCx Gat	te 1						
	0 = CLCIN0	(true) is not ga	ted into CLCx	Gate1						
bit 0	G2D1N: Gate	e 1 Data 1 Neg	ated (inverted) bit						
	1 = CLCIN0	(inverted) is ga	ted into CLCx	Gate 1						
	0 = CLCIN0	(inverted) is no	t gated into C	LCx Gate 1						

REGISTER 27-8: CLCxGLS1: GATE 1 LOGIC SELECT REGISTER

29.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero-crossing threshold is the zero-crossing reference voltage, VCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current-limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 29-2.

The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- Accurate long term time measurement
- Dimmer phase delayed drive
- Low EMI cycle switching

29.1 External Resistor Selection

The ZCD module requires a current-limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300 μ A. Refer to Equation 29-1 and Figure 29-1. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

EQUATION 29-1: EXTERNAL RESISTOR

$$RSERIES = \frac{VPEAK}{3 \times 10^{-4}}$$

FIGURE 29-1: EXTERN







FIGURE 30-3: No Synchronization (CHSYNC = 0, CLSYNC = 0)





Carrier High Synchronization (CHSYNC = 1, CLSYNC = 0)

carrier_high	
carrier_low	
modulator	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	carrier_high / both carrier_low / carrier_high / both \ carrier_low

PIC18(L)F25/26K83

REGISTER 33-4: I2CxCLK: I²C CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	—	—	CLK<3:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear

bit 7-4 Unimplemented: Read as '0'

bit 3-0 CL

Г

CLK<3:0>: I²C Clock Selection Bits

CLK<3:0>	I ² Cx Clock Selection
1010-1111	Reserved
1001	SMT1 overflow
1000	TMR6 post scaled output
0111	TMR4 post scaled output
0110	TMR2 post scaled output
0101	TMR0 overflow
0100	Clock Reference output
0011	MFINTOSC (500 kHz)
0010	HFINTOSC
0001	Fosc
0000	Fosc/4

ICODE <2:0>	Interrupt	Boolean Expression
000	None	ERR•WAK•TX0•TX1•TX2•RX0•RX1
001	Error	ERR
010	TXB2	ERR•TX0•TX1•TX2
011	TXB1	ERR•TX0•TX1
100	TXB0	ERR•TX0
101	RXB1	ERR•TX0•TX1•TX2•RX0•RX1
110	RXB0	ERR•TX0•TX1•TX2•RX0
111	Wake on Interrupt	ERR•TX0•TX1•TX2•RX0•RX1•WAK

TABLE 34-4: VALUES FOR ICODE<2:0>

Leaend:

ERR = ERRIF * ERRIERX0 = RXB0IF * RXB0IETX0 = TXB0IF * TXB0IERX1 = RXB1IF * RXB1IETX1 = TXB1IF * TXB1IEWAK = WAKIF * WAKIETX2 = TXB2IF * TXB2IEVAK = WAKIF * WAKIE

34.14.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag, IRXIF, will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

34.14.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the ECAN module is in Sleep mode and the bus activity wake-up interrupt is enabled, an interrupt will be generated and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the MCU to exit Sleep mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

34.14.6 ERROR INTERRUPT

When the CAN module error interrupt (ERRIE in PIE5) is enabled, an interrupt is generated if an overflow condition occurs, or if the error state of the transmitter or receiver has changed. The error flags in COMSTAT will indicate one of the following conditions.

34.14.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated RXBnOVFL bit in the COMSTAT register will be set to indicate the overflow condition. This bit must be cleared by the MCU. In mode 0, RXB0 and RXB1 have separate overflow bits. In modes 1 and 2, there is one shared bit that indicates a receive buffer has overflowed, but each buffer must be checked individually.

34.14.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96. This is indicated by the RXWARN bit of the COMSTAT register

34.14.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96. This is indicated by the TXWARN bit of the COMSTAT register.

34.14.6.4 Receiver Bus Passive

This will occur when the device has gone to the errorpassive state because the receive error counter is greater or equal to 128. This is indicated by the RXBP bit of the COMSTAT register.

34.14.6.5 Transmitter Bus Passive

This will occur when the device has gone to the errorpassive state because the transmit error counter is greater or equal to 128. This is indicated by the TXBP bit of the COMSTAT register.

34.14.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state. This is indicated by the TXBO bit of the COMSTAT register.

Mode 0	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
	RXB00VFL	RXB10VFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN
		R/C-0	P_0	P_0	P_0	P_0	P_0	P_0
Mode 1	R/C-0	R/C-U RXBnOVEL						R-U FW/ARN
		TADIOVIL	TADU	TADI	INADI			
Mode 2	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
wode z	FIFOEMPTY	RXBnOVFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN
	bit 7							bit 0
l egend:			C = Clearab	la hit				
R = Read	able bit		W = Writable	e bit	U = Unimpl	emented bit r	ead as '0'	
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is unk	nown
bit 7	Mode 0:	Dessive Duffs		L:4				
	1 = Receive	Receive Buffer	r U Overnow erflowed	DIT				
	0 = Receive	Buffer 0 has no	t overflowed	ł				
	Mode 1:							
	Unimplemen	nted: Read as	'0'					
			ntv hit					
	1 = Receive	FIFO is not em	pty bit pty					
	0 = Receive	FIFO is empty	.,					
bit 6	Mode 0: RXB10VFL:	Receive Buffe	r 1 Overflow	bit				
	1 = Receive 0 = Receive	Buffer 1 has ov Buffer 1 has no	verflowed ot overflowed	1				
	Mode 1, 2: RXBnOVFL:	Receive Buffe	r n Overflow	bit				
	1 = Receive 0 = Receive	Buffer n has ov Buffer n has no	verflowed ot overflowed	I				
bit 5	TXBO: Trans	smitter Bus-Off	bit					
	1 = Transmit	error counter >	> 255					
hit 4	TYRD. Trans	mitter Bus Pas	≥ 200 sive hit					
	1 = Transmit	error counter >	> 127 < 127					
bit 3	RXBP: Rece	iver Bus Passiv	ve bit					
	1 = Receive	error counter > error counter ≤	127 127					
bit 2	TXWARN: Tr	ransmitter Warı	ning bit					
	1 = Transmit 0 = Transmit	error counter > error counter ≤	> 95 ≨ 95					
bit 1	RXWARN: R	eceiver Warnin	ng bit					
	1 = 127 ≥ Re 0 = Receive	ceive error cou error counter ≤	inter > 95 95					
bit 0	EWARN: Err This bit is a fl	or Warning bit lag of the RXW	/ARN and T>	WARN bits				
	1 = The RXW 0 = Neither th	VARN or the T>	WARN bits r the TXWAF	are set RN bits are s	set			

REGISTER 34-4: COMSTAT: COMMUNICATION STATUS REGISTER

REGISTER 34-6: TXBnSIDH: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 2]$

	-	B -	•				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

SID<10:3>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

REGISTER 34-7: TXBnSIDL: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 2]

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7 bit 0							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	SID<2:0>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)				
	Extended Identifier bits, EID<20:18> (if EXIDE = 1).				
bit 4	Unimplemented: Read as '0'				
bit 3	EXIDE: Extended Identifier Enable bit				
	1 = Message will transmit extended ID, SID<10:0> become EID<28:18> 0 = Message will transmit standard ID, EID<17:0> are ignored				
bit 2	Unimplemented: Read as '0'				
bit 1-0	EID<17:16>: Extended Identifier bits				

REGISTER 34-8: TXBnEIDH: TRANSMIT BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 2]$

	-						
R/W-x							
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EID<15:8>:** Extended Identifier bits (not used when transmitting standard identifier message)

								.
Mode 0	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0
	RXFUL("	RXM1	RXM0		RXRTRRO	FILHIT2	FILHIT1	FILHIT0
	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
Mode 1,2	RXFUL ⁽¹⁾	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO
	bit 7							bit 0
Legend:			C = Clearabl	e bit				
R = Reada	able bit		W = Writable	bit	U = Unimple	emented bit, r	ead as '0'	
-n = Value	at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is un	known
hit 7		oivo Eull Stati	ic hit(1)					
	1 - Peceive k	eive ruii Siaii	s a received n	0000000				
	0 = Receive k	ouffer is open	to receive a n	iew messag	е			
bit 6-5, 6	Mode 0:							
	RXM<1:0>: F	Receive Buffe	r Mode bit 1 (d	combines wi	th RXM0 to fo	orm RXM<1:0	i> bits, see bit	t 5)
	11 = Receive	e all messages	s (including the	ose with erro	ors); filter crite	eria is ignored] IDL must be '	1'
	01 = Receive	only valid me	essages with a	standard ide	ntifier, EXIDE	N in RXFnSI	DL must be '0	⊥)'
	00 = Receive	all valid mes	sages as per	EXIDEN bit	in RXFnSIDL	register		
	<u>Mode 1, 2:</u> RXM1: Recei	ive Buffer Mo	de bit					
	1 = Receive a 0 = Receive a	all messages all valid mess	(including tho: ages as per a	se with erron cceptance fi	rs); acceptanc Iters	e filters are i	gnored	
bit 5	<u>Mode 0:</u> RXM<1:0>: F	Receive Buffe	r Mode bit 0 (d	combines wi	th RXM1 to fo	orm RXM<1:0)> bits, see bit	t 6)
	Mode 1, 2:	noto Tronomi	nion Doguost	hit for Door	ived Messeg	o (road only)		
	1 = A remote	transmission	request is rec	contraction rece	eiveu wiessay	e (reau-only)		
	0 = A remote	transmission	request is not	t received				
bit 4	<u>Mode 0:</u> FILHIT2 4: Filter Hit bit 4							
	<u>Mode 1, 2:</u>							
	FILHIT<4:0>	Filter Hit bit	4	(I C)(. 1. 0:		
h :+ 0	I his bit comp	ines with othe	er dits to torm	the filter acc	ceptance bits<	<4:U>.		
DIL 3	RXRTRRO: F	Remote Trans	mission Reau	est bit for R	eceived Mess	age (read-or	ılv)	
	1 = A remote	transmission	request is rec	eived		0 (<i>,</i>	
	0 = A remote	transmission	request is not	t received				
	Mode 1, 2:		0					
	This bit comb	ines with oth	ა er bits to form	the filter ac	centance hite	<4.0>		
Note 1:	This bit is set b	by the CAN mo	odule upon rec	eiving a me	ssage and mu	st be cleared	by software af	fter the buffer

REGISTER 34-14: RXB1CON: RECEIVE BUFFER 1 CONTROL REGISTER

is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full.