



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 64MHz |
| Connectivity | CANbus, I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 24x12b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k83-i-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.5.2 GENERAL PURPOSE REGISTER FILE

General Purpose RAM is available starting Bank 0 of data memory. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

4.5.3 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (3FFFh) and extend downward to occupy Bank 56 through 63 (3800h to 3FFFh). A list of these registers is given in Table 4-3 to Table 4-10. A bitwise summary of these registers can be found in **Section 43.0 "Register Summary"**.

4.5.4 ACCESS BANK

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 63. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where some of the SFRs of the device are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed linearly by an 8-bit address (Figure 4-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction uses the Access Bank address map; the current value of the BSR is ignored.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 4.8.3 "Mapping the Access Bank in Indexed Literal Offset Mode". Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

4.7.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains 3FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

4.8 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

4.8.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

4.8.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 4-7.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 42.2.1 "Extended Instruction Syntax"**.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W/HC-1/u | U-0 | | |
|------------------|---|-------------------|------|---|-----|------------|-----|--|--|
| _ | _ | _ | _ | _ | _ | MEMV | _ | | |
| bit 7 bit 0 | | | | | | | | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable b | pit | W = Writable I | oit | U = Unimplemented bit, read as '0' | | | | | |
| u = Bit is uncha | u = Bit is unchanged x = Bit is unknown | | | -m/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | q = Value depends on condition | | | | | |

REGISTER 6-3: PCON1: POWER CONTROL REGISTER 1

| bit 7-2 | Unimplemented: Read as '0' |
|---------|----------------------------|
| | |

bit 1 **MEMV:** Memory Violation Flag bit

1 = No memory violation Reset occurred or set to '1' by firmware

0 = A memory violation Reset occurred (set to '0' in hardware when a memory violation occurs)

bit 0 Unimplemented: Read as '0'

TABLE 6-4: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|--------|--------|-------|-------|-------|-------|-------|--------|---------------------|
| BORCON | SBOREN | _ | _ | | _ | | _ | BORRDY | 75 |
| PCON0 | STKOVF | STKUNF | WDTWV | RWDT | RMCLR | RI | POR | BOR | 80 |
| PCON1 | _ | | | _ | | | MEMV | | 81 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | | | | |
|------------------|---|---|-----------------|----------------|------------------|------------------|--------------|--|--|--|--|--|
| TMR0IP | U1IP | U1EIP | U1TXIP | U1RXIP | I2C1EIP | I2C1IP | I2C1TXIP | | | | | |
| bit 7 | | | | | | | bit (| | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readable | | W = Writable | | • | nented bit, read | | | | | | | |
| u = Bit is unc | • | x = Bit is unki | | -n/n = Value a | at POR and BO | R/Value at all o | other Resets | | | | | |
| '1' = Bit is set | t | '0' = Bit is cle | ared | | | | | | | | | |
| h:+ 7 | | | arity bit | | | | | | | | | |
| bit 7 | 1 = High prio | IR0 Interrupt Pr | only bit | | | | | | | | | |
| | 0 = Low price | • | | | | | | | | | | |
| bit 6 | • | 1 Interrupt Prior | ity bit | | | | | | | | | |
| | 1 = High priority | | | | | | | | | | | |
| | • | 0 = Low priority | | | | | | | | | | |
| bit 5 | | U1EIP: UART1 Framing Error Interrupt Priority bit | | | | | | | | | | |
| | | 1 = High priority 0 = Low priority | | | | | | | | | | |
| bit 4 | 0 – Low phonty U1TXIP: UART1 Transmit Interrupt Priority bit | | | | | | | | | | | |
| | 1 = High priority | | | | | | | | | | | |
| | • • | 0 = Low priority | | | | | | | | | | |
| bit 3 | U1RXIP: UA | U1RXIP: UART1 Receive Interrupt Priority bit | | | | | | | | | | |
| | | 1 = High priority | | | | | | | | | | |
| | | 0 = Low priority | | | | | | | | | | |
| bit 2 | | 1 Error Interrup | t Priority bit | | | | | | | | | |
| | | 1 = High priority 0 = Low priority | | | | | | | | | | |
| bit 1 | • | Interrupt Priori | tv hit | | | | | | | | | |
| | 1 = High pri | | ly blt | | | | | | | | | |
| | | 0 = Low priority | | | | | | | | | | |
| bit 0 | I2C1TXIP: I ² | C1 Transmit Inf | errupt Priority | bit | | | | | | | | |
| | 1 = High prie | | | | | | | | | | | |
| | 0 = Low pric | oritv | | | | | | | | | | |

REGISTER 9-26: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

The following sections describe with visual reference the sequence of events for different configurations of the DMA module

15.9.1 SOURCE STOP

When the Source Stop bit is set (SSTP = 1) and the DMAxSCNT register reloads, the DMA clears the SIRQEN bit to stop receiving new start interrupt request signals and sets the DMAxSCNTIF flag.

FIGURE 15-5: GPR-GPR TRANSACTIONS WITH HARDWARE TRIGGERS, SSTP = 1

| | (1) | 2 | 3 | a s | 6 (| 2 | 8 (|) 10 | 11 | 12 | 13 | 14 | 15 | 16 | 6) | 13 | Rev. 10-00275A 819/2016 |
|------------------------------|-------------------------|--------|-------|----------------------|------------------------------------|------------------|-------|-------|-------------------|-------------------|-------------------|-------------------|----|----|-------|----|----------------------------|
| Instruction Clock | Ŵ | Ŵ | ŴM | MM | www |) M | ŴŴ | | MM | Ŵ | Ŵ | Ŵ | NÑ | M | ŇŇ | Ŵ | M |
| EN | | | | | | | | | | | | | | | | | |
| SIRQEN | | | | | | | | | | | | | | | | | |
| Source Hardware Trigger – | | | | 1 | | | | | | | | | | | | | |
| DGO_ | | | | | | | | | | | | | | | | | |
| DMAxSPTR | $\langle $ | | 0x100 | | X 0x101 |) | | 0x102 | | X | 0x10 | з | | | 0x100 |) | |
| DMAxDPTR | | | 0x200 | | X 0x201 |) | / | 0x201 | | _χ | 0x20 | 01 | | | 0x200 |) | |
| DMAxSCNT | $\langle $ | | 4 | | Х 3 | | | 2 | | X | 1 |) | | | 4 | | |
| DMAxDCNT | | | 2 | | 1 |) | (| 2 | | χ | 1 | | | | 2 | | |
| DMA STATE | | IDLE | | SR ⁽¹⁾ DW | ²⁾ SR ⁽¹⁾ DV | N ⁽²⁾ | I | DLE | SR ⁽¹⁾ | DW ⁽²⁾ | SR ⁽¹⁾ | DW ⁽²⁾ | | | IDLE | | |
| DMAxSCNTIF | | | | | | | | | | | | | | | | | |
| DMAxDCNTIF — | | | | | | | | | | | | | | | | | |
| | DMA | xSSA | 0x100 |) | DMAxDSA | C |)x200 | | | | | | | | | | |
| | DMAxSSZ 0x4 DMAxDSZ 0x2 | | | | | | | | | | | | | | | | |
| Note 1: S | SR – S | ource | e Rea | d | | | | | | | | | | | | | |
| 2: □ | DW – D | Destin | ation | Write | | | | | | | | | | | | | |

REGISTER 15-12: DMAxSCNTL: DMAx SOURCE COUNT LOW REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
|-----------|-----|-----|-----|-----|-----|-----|-------|--|--|
| SCNT<7:0> | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |

| 3 | | | |
|---|------------------|-------------------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read a | s '0' |
| -n/n = Value at POR and BOR/Value at all other Resets | 1 = bit is set | | x = bit is unknown u = bit is unchanged |

bit 7-0 **SCNT<7:0>:** Current Source Byte Count

REGISTER 15-13: DMAxSCNTH: DMAx SOURCE COUNT HIGH REGISTER

| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | | |
|-------------|-----|-----|-----|------------|-----|-----|-----|--|--|
| | — | _ | — | SCNT<11:8> | | | | | |
| bit 7 bit 0 | | | | | | | | | |

| Legend: | | | |
|---|------------------|------------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n/n = Value at POR and BOR/Value at all other Resets | 1 = bit is set | 0 = bit is cleared | x = bit is unknown u = bit is unchanged |

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **SCNT<11:8>:** Current Source Byte Count

REGISTER 15-14: DMAxDSAL: DMAx DESTINATION START ADDRESS LOW REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|----------|-------------|---------|---------|---------|---------|---------|---------|--|--|--|
| DSA<7:0> | | | | | | | | | | |
| bit 7 | bit 7 bit 0 | | | | | | | | | |
| | | | | | | | | | | |

| Legend: | | | |
|---|------------------|--------------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
| -n/n = Value at POR and BOR/Value at all other Resets | 1 = bit is set | 0 = bit is cleared | x = bit is unknown u = bit is unchanged |

bit 7-0 **DSA<7:0>:** Destination Start Address bits

22.5.1 SOFTWARE GATE MODE

The timer increments with each clock input when ON = 1and does not increment when ON = 0. When the T2TMR count equals the T2PR period count the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 22-4. With T2PR = 5, the counter advances until T2TMR = 5, and goes to zero with the next clock.



| MODE | 0b00000 |
|------------------------------|---|
| TMRx_clk | |
| Instruction ⁽¹⁾ — | BCF BSF |
| ON | |
| TxPR | 5 |
| TxTMR 0 | $\left(1\right)\left(2\right)\left(3\right)\left(4\right)\left(5\right)\left(0\right)\left(1\right)\left(2\right)\left(3\right)\left(4\right)\left(5\right)\left(0\right)\left(1\right)\right) = \left(3\right)\left(4\right)\left(5\right)\left(0\right)\left(1\right)\right)$ |
| TMRx_postscaled | |
| PWM Duty | 3 |
| PWM Output | |

22.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the T2TMR_ers external signal can also gate the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 22-5 illustrates the Hardware Gating mode for MODE<4:0>= 00001 in which a high input level starts the counter.



| | Rel: 10:000/96C 9/12/2016 | |
|-------------------|---|--|
| MODE | 0b00001 | |
| TMRx_clk | | |
| TMRx_ers | | |
| TxPR | 5 | |
| TxTMR | $0 \qquad \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1$ | |
| TMRx_postscaled | | |
| PWM Duty Cycle | 3 | |
| PWM Output | | |
| | | |

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|------------------|---|--|---------------------------------|----------------------------------|------------------|----------|---------|--|--|--|
| — | AS6E | AS5E | AS4E | AS3E | AS2E | AS1E | AS0E | | | |
| oit 7 | | | | | | | bi | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | | |
| u = Bit is unch | anged | at POR and BO | | other Resets | | | | | | |
| '1' = Bit is set | 0 | x = Bit is unkr '0' = Bit is clea | | q = Value dep | pends on condit | ion | | | | |
| | | | | | | | | | | |
| bit 7 | Unimpleme | ented Read as '0 | , | | | | | | | |
| bit 6 | | G Auto-shutdown | | | | | | | | |
| | | hutdown for Sou | Irce 6 is enabl | | 01400 | | | | | |
| | | CWG Module | | CWG1 | CWG2 | | NG3 | | | |
| | Auto-shutdown Source 6 CLC2 OUT CLC3 OUT CLC4 OUT | | | | | | | | | |
| | $0 = Auto-s^2$ | hutdown for Sou | rce 6 is disabl | ed | | | | | | |
| bit 5 | AS5E: CWG Auto-shutdown Source 5 (CMP2 OUT) Enable bit | | | | | | | | | |
| | 1 = Auto-shutdown for CMP2 OUT is enabled | | | | | | | | | |
| | 0 = Auto-s | hutdown for CM | utdown for CMP2 OUT is disabled | | | | | | | |
| bit 4 | AS4E: CWG Auto-shutdown Source 4 (CMP1 OUT) Enable bit | | | | | | | | | |
| | 1 = Auto-shutdown for CMP1 OUT is enabled | | | | | | | | | |
| h it 0 | 0 = Auto-shutdown for CMP1 OUT is disabled | | | | | | | | | |
| bit 3 | | AS3E: CWG Auto-shutdown Source 3 (TMR6_Postscaled) Enable bit 1 = Auto-shutdown for TMR6 Postscaled is enabled | | | | | | | | |
| | 0 = Auto-shutdown for TMR6_Postscaled is disabled | | | | | | | | | |
| bit 2 | AS2E: CWG Auto-shutdown Source 2 (TMR4_Postscaled) Enable bit | | | | | | | | | |
| | 1 = Auto-shutdown for TMR4_Postscaled is enabled | | | | | | | | | |
| | | hutdown for TMF | _ | | | | | | | |
| | AS1E: CWG Auto-shutdown Source 1 (TMR2_Postscaled) Enable bit | | | | | | | | | |
| bit 1 | | In such all as a surger of the second s | | | | | | | | |
| bit 1 | 1 = Auto-s | hutdown for TMF | | | | | | | | |
| | 1 = Auto-s 0 = Auto-s | hutdown for TM | R2_Postscale | d is disabled | | hle hit | | | | |
| bit 1 bit 0 | 1 = Auto-s 0 = Auto-s AS0E: CWC | | R2_Postscale | d is disabled n selected by C | CWGxPPS) Ena | ble bit | | | | |

REGISTER 26-7: CWGxAS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | | | |
|------------------|--|---|--|----------------|------------------|------------------|-------------|--|--|--|--|
| G4D4T | G4D4N | G4D3T | G4D3N | G4D2T | G4D2N | G4D1T | G4D1N | | | | |
| bit 7 | - | | | | | | bit | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | d as '0' | | | | | |
| u = Bit is unch | nanged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all o | ther Resets | | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | | | | |
| | | | | | | | | | | | |
| bit 7 | | e 3 Data 4 True | | | | | | | | | |
| | | (true) is gated i (true) is not gat | | | | | | | | | |
| bit 6 | | e 3 Data 4 Nega | | | | | | | | | |
| DILO | | (inverted) is ga | , | | | | | | | | |
| | | (inverted) is ga | | | | | | | | | |
| bit 5 | | e 3 Data 3 True | • | | | | | | | | |
| | | IN2 (true) is gated into CLCx Gate 3 | | | | | | | | | |
| | 0 = CLCIN2 | (true) is not gat | ted into CLCx | Gate 3 | | | | | | | |
| bit 4 | G4D3N: Gat | 3N: Gate 3 Data 3 Negated (inverted) bit | | | | | | | | | |
| | | 1 = CLCIN2 (inverted) is gated into CLCx Gate 3 | | | | | | | | | |
| | | . , | (inverted) is not gated into CLCx Gate 3 | | | | | | | | |
| bit 3 | | G4D2T: Gate 3 Data 2 True (non-inverted) bit | | | | | | | | | |
| | 1 = CLCIN1 (true) is gated into CLCx Gate 3 0 = CLCIN1 (true) is not gated into CLCx Gate 3 | | | | | | | | | | |
| bit 2 | | | | | | | | | | | |
| on 2 | G4D2N: Gate 3 Data 2 Negated (inverted) bit 1 = CLCIN1 (inverted) is gated into CLCx Gate 3 | | | | | | | | | | |
| | 0 = CLCIN1 (inverted) is not gated into CLCx Gate 3 | | | | | | | | | | |
| bit 1 | G4D1T: Gate | G4D1T: Gate 4 Data 1 True (non-inverted) bit | | | | | | | | | |
| | 1 = CLCINO | (true) is gated i | into CLCx Gat | e 3 | | | | | | | |
| | 0 = CLCIN0 | (true) is not gat | ted into CLCx | Gate 3 | | | | | | | |
| bit 0 | G4D1N: Gat | e 3 Data 1 Nega | ated (inverted) |) bit | | | | | | | |
| | | (inverted) is ga | | | | | | | | | |
| | 0 = CLCIN0 | (inverted) is no | t gated into Cl | LCx Gate 3 | | | | | | | |

REGISTER 27-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

30.1 DSM Operation

The DSM module can be enabled by setting the EN bit in the MD1CON0 register. Clearing the EN bit in the MD1CON0 register, disables the DSM module output and switches the carrier high and carrier low signals to the default option of MD1CARHPPS and MD1CARLPPS, respectively. The modulator signal source is also switched to the BIT in the MD1CON0 register.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the EN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the EN bit is set and the DSM module is again enabled and active.

30.2 Modulator Signal Sources

The modulator signal can be supplied from the sources specified in Table 30-3.

The modulator signal is selected by configuring the MS<4:0> bits in the MD1SRC register.

30.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the sources specified in Table 30-1.

The carrier high signal is selected by configuring the CH<4:0> bits in the MD1CARH register. The carrier low signal is selected by configuring the CL<4:0> bits in the MD1CARL register.

30.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the CHSYNC bit in the MD1CON1 register. Synchronization for the carrier low signal is enabled by setting the CLSYNC bit in the MD1CON1 register.

Figure 30-2 through Figure 30-6 show timing diagrams of using various synchronization methods.

31.2.1.1 Enabling the Transmitter

The UART transmitter is enabled for asynchronous operations by configuring the following control bits:

- TXEN = 1
- MODE<3:0> = 0h through 3h
- UxBRGH:L = desired baud rate
- UxBRGS = desired baud rate multiplier
- RxyPPS = code for desired output pin
- ON = 1

All other UART control bits are assumed to be in their default state.

Setting the TXEN bit in the UxCON0 register enables the transmitter circuitry of the UART. The MODE<3:0> bits in the UxCON0 register select the desired mode. Setting the ON bit in the UxCON1 register enables the UART. When TXEN is set and the transmitter is not idle, the TX pin is automatically configured as an output. When the transmitter is idle, the TX pin drive is relinquished to the port TRIS control. If the TX pin is shared with an analog peripheral, the analog I/O function should be disabled by clearing the corresponding ANSEL bit.

Note: The UxTXIF Transmitter Interrupt flag is set when the TXEN enable bit is set and the UxTXB register can accept data.

31.2.1.2 Transmitting Data

A transmission is initiated by writing a character to the UxTXB register. If this is the first character, or the previous character has been completely transmitted from the TSR, the data in the UxTXB is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the UxTXB until the previous character transmission is complete. The pending character in the UxTXB is then transferred to the TSR at the beginning of the previous character Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the completion of all of the previous character's Stop bits.

31.2.1.3 Transmit Data Polarity

The polarity of the transmit data is controlled with the TXPOL bit in the UxCON2 register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the TXPOL bit to '1' will invert the transmit data, resulting in low true idle and data bits. The TXPOL bit controls transmit data polarity in all modes.

31.2.1.4 Transmit Interrupt Flag

The UxTXIF interrupt flag bit in the PIR register is set whenever the UART transmitter is enabled and no character is being held for transmission in the UxTXB. In other words, the UxTXIF bit is clear only when the TSR is busy with a character and a new character has been queued for transmission in the UxTXB. The UxTXIF interrupt can be enabled by setting the UxTXIE interrupt enable bit in the PIE register. However, the UxTXIF flag bit will be set whenever the UxTXB is empty, regardless of the state of UxTXIE enable bit.The UxTXIF bit is read-only and cannot be set or cleared by software.

To use interrupts when transmitting data, set the UxTXIE bit only when there is more data to send. Clear the UxTXIE interrupt enable bit upon writing UxTXB with the last character of the transmission.

31.2.1.5 TSR Status

The TXMTIF bit in the UxERRIR register indicates the status of the TSR. This is a read-only bit. The TXMTIF bit is set when the TSR is empty and idle. The TXMTIF bit is cleared when a character is transferred to the TSR from the UxTXB. The TXMTIF bit remains clear until all bits, including the Stop bits, have been shifted out of the TSR and a byte is not waiting in the UxTXB register.

The TXMTIF will generate an interrupt when the TXMTIE bit in the UxERRIE register is set.

Note: The TSR is not mapped in data memory, so it is not available to the user.

31.2.1.6 Transmitter 7-bit Mode

7-Bit mode is selected when the MODE<3:0> bits are set to '0001'. In 7-bit mode, only the seven Least Significant bits of the data written to UxTXB are transmitted. The Most Significant bit is ignored.

31.2.1.7 Transmitter Parity Modes

When the Odd or even Parity mode is selected, all data is sent as nine bits. The first eight bits are data and the 9th bit is parity. Even and odd parity is selected when the MODE<3:0> bits are set to '0011' and '0010', respectively. Parity is automatically determined by the module and inserted in the serial data stream.

FIGURE 31-13: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION





FIGURE 31-14: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



 \mathbb{C}^{+} . The DARY remains in his while the VebB has is set.

31.18 Transmitting a Break

The UART module has the capability of sending either a fixed length Break period or a software timed Break period. The fixed length Break consists of a Start bit, followed by 12 '0' bits and a Stop bit. The software timed Break is generated by setting and clearing the BRKOVR bit in the UxCON1 register.

To send the fixed length Break, set the SENDB and TXEN bits in the UxCON0 register. The Break sequence is then initiated by a write to UxTXB. The timed Break will occur first, followed by the character written to UxTXB that initiated the Break. The initiating character is typically the Sync character of the LIN specification.

SENB is disabled in the LIN and DMX modes because those modes generate the Break sequence automatically.

The SENDB bit is automatically reset by hardware after the Break Stop bit is complete.

The TXMTIF bit in the UxERRIR register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 31-15 for the timing of the Break sequence.

31.19 Receiving a Break


The UART has counters to detect when the RX input remains in the space state for an extended period of time. When this happens, the RXBKIF bit in the UxERRIR register is set.

A Break is detected when the RX input remains in the space state for 11 bit periods for Asynchronous and LIN modes, and 23 bit periods for DMX mode.

The user can select to receive the Break interrupt as soon as the Break is detected or at the end of the Break, when the RX input returns to the Idle state. When the RXBIMD bit in the UxCON1 is '1' then RXBKIF is set immediately upon Break detection. When RXBIMD is '0' then RXBKIF is set when the RX input returns to the Idle state.

31.20 UART Operation During Sleep

The UART ceases to operate during Sleep. The safe way to wake the device from Sleep by a serial operation is to use the Wake-on-Break feature of the UART. See Section 31.17.3, Auto-Wake-up on Break



EXAMPLE 34-4: TRANSMITTING A CAN MESSAGE USING WIN BITS

```
; Need to transmit Standard Identifier message 123h using TXB0 buffer.
; To successfully transmit, CAN module must be either in Normal or Loopback mode.
; TXBO buffer is not in access bank. Use WIN bits to map it to RXBO area.
MOVE
     CANCON, W
                                     ; WIN bits are in lower 4 bits only. Read CANCON
                                     ; register to preserve all other bits. If operation
                                     ; mode is already known, there is no need to preserve
                                     ; other bits.
ANDLW B'11110000'
                                     ; Clear WIN bits.
IORLW B'00001000'
                                    ; Select Transmit Buffer 0
MOVWF CANCON
                                     ; Apply the changes.
; Now TXB0 is mapped in place of RXB0. All future access to RXB0 registers will actually
; yield TXB0 register values.
; Load transmit data into TXB0 buffer.
MOVLW MY_DATA_BYTE1
                                    ; Load first data byte into buffer
MOVWF RXB0D0
                                    ; Access TXB0D0 via RXB0D0 address.
; Load rest of the data bytes - up to 8 bytes into "TXBO" buffer using RXBO registers.
. . .
; Load message identifier
                                     ; Load SID2:SID0, EXIDE = 0
MOVLW 60H
MOVWF RXB0SIDL
MOVLW 24H
                                     ; Load SID10:SID3
MOVWF RXB0SIDH
; No need to load RXB0EIDL:RXB0EIDH, as we are transmitting Standard Identifier Message only.
; Now that all data bytes are loaded, mark it for transmission.
MOVLW B'00001000'
                                     ; Normal priority; Request transmission
MOVWF RXB0CON
; If required, wait for message to get transmitted
BTFSC RXB0CON, TXREQ
                                    ; Is it transmitted?
BRA
       $-2
                                     ; No. Continue to wait ...
; Message is transmitted.
; If required, reset the WIN bits to default state.
```

37.2 ADC Operation

37.2.1 STARTING A CONVERSION

To enable the ADC module, the ON bit of the ADCON0 register must be set to a '1'. A conversion may be started by any of the following:

- Software setting the GO bit of ADCON0 to '1'
- An external trigger (selected by Register 37-3)
- A continuous-mode retrigger (see section Section 37.6.8 "Continuous Sampling mode")

Note: The GO bit should not be set in the same instruction that turns on the ADC. Refer to Section 37.2.6 "ADC Conversion Procedure (Basic Mode)".

37.2.2 COMPLETION OF A CONVERSION

When any individual conversion is complete, the value already in ADRES is written into PREV (if ADPSIS = 1) and the new conversion results appear in ADRES. When the conversion completes, the ADC module will:

- Clear the GO bit (unless the CONT bit of ADCON0 is set)
- Set the ADIF Interrupt Flag bit
- Set the ADMATH bit
- Update ACC

When ADDSEN = 0 then after every conversion, or when ADDSEN = 1 then after every other conversion, the following events occur:

- ERR is calculated
- ADTIF is set if ERR calculation meets threshold comparison

Importantly, filter and threshold computations occur after the conversion itself is complete. As such, interrupt handlers responding to ADIF should check ADTIF before reading filter and threshold results.

37.2.3 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC oscillator source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ON bit remains set.

37.2.4 EXTERNAL TRIGGER DURING SLEEP

If the external trigger is received during Sleep while ADC clock source is set to the FRC, ADC module will perform the conversion and set the ADIF bit upon completion.

If an external trigger is received when the ADC clock source is something other than FRC, the trigger will be recorded, but the conversion will not begin until the device exits Sleep.

REGISTER 37-9: ADPREL: ADC PRECHARGE TIME CONTROL REGISTER (LOW BYTE)

| | | | | | | • | , |
|------------------|---------|-------------------|---------|----------------|------------------|----------------|--------------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| | | | PRE | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is uncha | anged | x = Bit is unkn | own | -n/n = Value a | at POR and BC | R/Value at all | other Resets |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | |

bit 7-0 **PRE<7:0>**: Precharge Time Select bits See Table 37-4.

REGISTER 37-10: ADPREH: ADC PRECHARGE TIME CONTROL REGISTER (HIGH BYTE)

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|-----|-----|---------|---------|-----------|---------|---------|
| | — | — | | | PRE<12:8> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-5 Unimplemented: Read as '0'

bit 4-0 PRE<12:8>: Precharge Time Select bits See Table 37-4.

Note: If PRE is not equal to '0', then ADACQ = b' 0000000 means Acquisition time is 256 clocks of the selected ADC clock.

TABLE 37-4: PRECHARGE TIME

| ADPRE | Precharge time |
|------------------|---|
| 1 1111 1111 1111 | 8191 clocks of the selected ADC clock |
| 1 1111 1111 1110 | 8190 clocks of the selected ADC clock |
| 1 1111 1111 1101 | 8189 clocks of the selected ADC clock |
| | |
| 0 0000 0000 0010 | 2 clocks of the selected ADC clock |
| 0 0000 0000 0001 | 1 clock of the selected ADC clock |
| 0 0000 0000 0000 | Not included in the data conversion cycle |

© 2017 Microchip Technology Inc.

| IABLE 42-1. U | CODE FIELD DESCRIPTIONS (CONTINUED) |
|---------------|-------------------------------------|
| Field | Description |
| < > | Register bit field |
| E | In the set of |
| italics | User defined term (font is courier) |

TABLE 42-1: OPCODE FIELD DESCRIPTIONS (CONTINUED)



| Byte-oriented f | ile register | operati | ons | | Example Instruction | | |
|----------------------------------|---|---------------------------------|----------------|--------|-----------------------|--|--|
| 15 | 10 9 | 87 | | 0 | | | |
| OPCO | DE d | а | f (FILE #) | | ADDWF MYREG, W, B | | |
| d = 1 fo a = 0 to a = 1 fo | | stinatio ess Bar elect ba | ank | | | | |
| Byte to Byte m | ove operati | ons (2- | word) | | | | |
| 15 12 | 11 | | (|) | | | |
| OPCODE | | f (Sour | ce FILE #) | | MOVFF MYREG1, MYREG2 | | |
| 15 12 | 11 | | (|) | | | |
| 1111 | f | (Destir | nation FILE #) | | | | |
| f = 12-ł | bit file regis | ter add | ress | | | | |
| Byte to Byte m | iove operat | ions (3- | word) | | | | |
| 15 | | | 4 3 | (|) | | |
| | | OPCO | DE | FILE # | MOVFFL MYREG1, MYREG2 | | |
| 15 12 | 11 | | | (| | | |
| 1111 | | | FILE # | | | | |
| 15 12 | 11 | | | |) | | |
| 1111 | | | FILE # | | | | |
| | | | | | - | | |
| Bit-oriented file | | | IS | | | | |
| 15 12 | 1 | 87 | | 0 | | | |
| OPCODE | D (BII #) | a t | (FILE #) | | BSF MYREG, bit, B | | |
| a = 0 to a = 1 fo | it position of force Accord or BSR to s it file regist | ess Bar elect ba | ank | | | | |
| Literal operatio | ns | | | | | | |
| 15 | 8 | 7 | | 0 | | | |
| OPCO | DDE | | k (literal) | | MOVLW 7Fh | | |
| | | | | | | | |

PIC18(L)F25/26K83

| ADDWFC | ADD W ar | ADD W and CARRY bit to f | | | | | | |
|---|--|--------------------------------|----------------------|--|--|--|--|--|
| Syntax: | ADDWFC | f {,d {,a}} | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$ | | | | | | | |
| Operation: | (W) + (f) + (| $(C) \rightarrow dest$ | | | | | | |
| Status Affected: | N,OV, C, D | C, Z | | | | | | |
| Encoding: | 0010 | 00da ffi | ff ffff | | | | | |
| Description: | Add W, the CARRY flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 42.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Section Section 5 (1) and 1) and 1) and 1) and 1) and 1) and 2) and 2 | | | | | | | |
| Words: | 1 | eral Offset Mode" for details. | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| Decode | Read register 'f' | Process Data | Write to destination | | | | | |
| Example: | ADDWFC | REG, 0, | 1 | | | | | |
| Before Instruct CARRY b REG W After Instructio CARRY b REG W | bit = 1 = 02h = 4Dh | | | | | | | |

| ANDLW | | | AND literal with W | | | | | | | |
|--------------------|-------------------|------|--------------------|--------------------------|-----------------|----|--------------------------|--|--|--|
| Synta | ax: | Α | ANDLW k | | | | | | | |
| Oper | ands: | 0 | $0 \le k \le 255$ | | | | | | | |
| Oper | ation: | (\ | N) .AND. | $k\toW$ | | | | | | |
| Statu | is Affected: | Ν | , Z | | | | | | | |
| Encoding: | | | 0000 | 1011 | kkk | k | kkkk | | | |
| Desc | ription: | - | | nts of W a 'k'. The r | | | d with the aced in W. | | | |
| Words: | | 1 | | | | | | | | |
| Cycle | es: | 1 | | | | | | | | |
| QC | ycle Activity: | | | | | | | | | |
| | Q1 | | Q2 | Q3 | 5 | Q4 | | | | |
| | Decode | Re | ad literal 'k' | | Process Data | | rite to W | | | |
| Example: | | A | NDLW | 05Fh | | | | | | |
| Before Instruction | | tion | | | | | | | | |
| | W | = | A3h | | | | | | | |
| | After Instruction | on | | | | | | | | |
| | W | = | 03h | | | | | | | |

PIC18(L)F25/26K83

| TSTFSZ | Test f, skip if 0 | | | | | | |
|--|---|---------------------|-----------------|--|--|--|--|
| Syntax: | TSTFSZ f { | TSTFSZ f {,a} | | | | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Operation: | skip if f = 0 | skip if f = 0 | | | | | |
| Status Affected: | None | None | | | | | |
| Encoding: | 0110 | 0110 011a ffff ffff | | | | | |
| Description: | on fetched ion execution executed, ruction. It is selected. It is select the ed instruction tion operates addressing Th). See Sec- ed and Bit- Indexed Lit- ails. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | les: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | |
| Decode | Read | Process | No | | | | |
| If align | register 'f' | Data | operation | | | | |
| lf skip: Q1 | Q2 | Q3 | Q4 | | | | |
| No | No | No | No | | | | |
| operation | operation | operation | operation | | | | |
| If skip and followed by 2-word instruction: | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | |
| No | No | No | No | | | | |
| operation No | operation No | operation No | operation No | | | | |
| operation | operation | operation | operation | | | | |
| Example: HERE TSTFSZ CNT, 1 NZERO : ZERO : | | | | | | | |
| Before Instruction PC = Address (HERE) | | | | | | | |
| PC=Address (HERE)After InstructionIf CNT=PC=Address (ZERO)If CNT \neq 00h,PC=Address (NZERO) | | | | | | | |

| XOF | RLW | Exclusiv | Exclusive OR literal with W | | | | |
|-------------------|----------|--|-----------------------------|------|-----------|--|--|
| Synta | ax: | XORLW | XORLW k | | | | |
| Oper | ands: | $0 \le k \le 25$ | 5 | | | | |
| Oper | ation: | (W) .XOR | (W) .XOR. $k \rightarrow W$ | | | | |
| Status Affected: | | N, Z | N, Z | | | | |
| Encoding: | | 0000 | 1010 | kkkk | kkkk | | |
| Desc | ription: | The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W. | | | | | |
| Words: | | 1 | | | | | |
| Cycles: | | 1 | | | | | |
| Q Cycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read literal 'k' | Proce Data | | rite to W | | |
| Example: | | XORLW | 0AFh | | | | |

Before Instruction W = B5h

After Instruction W = 1Ah