

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k83-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-1	U-1	R/W-1	U-1	R/W-1	U-1	R/W-1	R/W-1			
_	—	FCMEN	_	CSWEN	_	PR1WAY	CLKOUTEN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, rea	d as '1'				
-n = Value for	blank device	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 7-6	Unimplemen	ited: Read as '1'								
bit 5	FCMEN: Fail	-Safe Clock Mon	itor Enable	bit						
	1 = FSCM tir	mer is enabled								
	0 = FSCIVI til	mer is disabled								
bit 4	Unimplemen	nted: Read as '1'								
bit 3	CSWEN: Clo	ck Switch Enable	e bit							
	1 = Writing to	Writing to NOSC and NDIV is allowed								
	0 = The NOS	SC and NDIV bits	s cannot be	changed by use	er software					
bit 2	Unimplemen	ted: Read as '1'								
bit 1	PR1WAY: PF	RLOCKED One-V	Vay Set Ena	able bit						
	1 = PRLOCK	ED bit can be cle	eared and s	et only once; Pr	iority registers	remain locked	after one			
		CYCIE ED bit can be se	t and cleare	d repeatedly (s	ubject to the ur		a)			
hit 0				su repeateury (s		nock sequence	6)			
DILU	CLROUTEN:) an Nat Enable	d.					
	$\frac{ FEX 050 }{1 - C KO 1}$	<u><2:0> = EC (nign</u> function is disal	<u>, mid of iow</u>	<u>) Or NOL Enable</u> oscillator functio	$\frac{U}{2}$					
	0 = CLKOUT	f function is enab	oled: Fosc/4	clock appears	at OSC2					
	Otherwise									
	This bit is ian	ored.								

REGISTER 5-2: CONFIGURATION WORD 1H (30 0001h)



R/W/HS-0	/0 R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
TMR0IF	U1IF ⁽²⁾	U1EIF ⁽³⁾	U1TXIF ⁽⁴⁾	U1RXIF ⁽⁴⁾	I2C1EIF ⁽⁵⁾	I2C1IF ⁽⁶⁾	I2C1TXIF ⁽⁷⁾			
bit 7	I	1	I	1			bit 0			
Legend:										
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is s	et	'0' = Bit is clea	ared	HS = Bit is se	et in hardware					
bit 7	TMROIF: TMF	R0 Interrupt Fla	g bit							
	1 = Interrupt	has occurred (must be cleare	ed by software)					
	0 = Interrupt	event has not o	occurred							
bit 6	U1IF: UART1	Interrupt Flag	bit ⁽²⁾							
	1 = Interrupt	has occurred	agurrad							
hit E				a hit(3)						
DIL D			л пцентирі гіа							
	0 = Interrupt	event has not o	occurred							
bit 4	U1TXIF: UAR	T1 Transmit In	terrupt Flag bi	it ⁽⁴⁾						
	1 = Interrupt	has occurred	ten apt i ag a							
	0 = Interrupt	event has not o	occurred							
bit 3	U1RXIF: UAF	RT1 Receive In	terrupt Flag bi	t ⁽⁴⁾						
	1 = Interrupt	has occurred								
	0 = Interrupt	event has not o	occurred							
bit 2	I2C1EIF: I ² C1	I Error Interrup	t Flag bit ⁽⁵⁾							
	1 = Interrupt	has occurred								
		event has not o	(6)							
DIT 1	12C1IF: FC1		olt(e)							
	1 = Interrupt 0 = Interrupt	event has not o	occurred							
bit 0		C1 Transmit Int	errupt Flag bit	(7)						
	1 = Interrupt	has occurred	on op til og on							
	0 = Interrupt	event has not o	occurred							
Note 1:	Interrupt flag bits g	et set when an	interrupt con	dition occurs, r	egardless of the	state of its co	prresponding			
(enable bit, or the g	lobal enable bi	t. User softwa	re should ensu	ure the appropria	ate interrupt fla	ag bits are			
(clear prior to enabl	ling an interrup	t.							
2:	UxIF is a read-only	/ bit. To clear th	ne interrupt co	ndition, all bits	in the UxUIR re	gister must be	cleared.			
3:	UxEIF is a read-on	ly bit. To clear	the interrupt c	ondition, all bit	ts in the UxERR	IR register mu	st be cleared.			
4:	UxTXIF and UxRX	IF are read-on	ly bits and car	not be set/clea	ared by the softv	vare.	<i></i>			
5:	I2CXEIF is a read-o	only bit. To clea	ir the interrupt	condition, all t	bits in the I2CxEl	RR register m	ust be cleared.			
6:	I2UXIF IS a read-or	IN DIT. 10 Clear	the interrupt of	condition, all bi	ts in the I2CxPI					
<i>/</i> :	register must be se	kkair are read	-only dits. 10	ciear the interr	upt condition, th	e olkbe dit i	112CX51A11			

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REGISTER 3⁽¹⁾





13.1.6.1 Program Flash Memory Write Sequence

The sequence of events for programming an internal program memory location should be:

- 1. Read appropriate number of bytes into RAM. Refer to Table 13-2 for Write latch size.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the block erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- Write the n-byte block into the holding registers with auto-increment. Refer to Table 13-2 for Write latch size.
- 7. Set REG<1:0> bits to point to program memory.
- 8. Clear FREE bit and set WREN bit in NVMCON1 register.
- 9. Disable interrupts.
- 10. Execute the unlock sequence (see Section 13.1.4 "NVM Unlock Sequence").
- 11. WR bit is set in NVMCON1 register.
- 12. The CPU will stall for the duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update each write block of memory. An example of the required code is given in Example 13-4.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the bytes in the holding registers.

13.3.3 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the NVMADRL and NVMADRH register pair, clear REG<1:0> control bit in NVMCON1 register to access Data EEPROM locations and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the NVMDAT register can be read by the next instruction. NVMDAT will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 13-5.

FIGURE 13-11: DATA EEPROM READ FLOWCHART



13.3.4 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the address must first be written to the NVMADRL and NVMADRH register pair and the data written to the NVMDAT register. The sequence in Example 13-6 must be followed to initiate the write cycle.

The write will not begin if NVM Unlock sequence, described in **Section 13.1.4 "NVM Unlock Sequence"**, is not exactly followed for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in NVMCON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, NVMCON1, NVMADRL, NVMADRH and NVMDAT cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. A single Data EEPROM word is written and the operation includes an implicit erase cycle for that word (it is not necessary to set FREE). CPU execution continues in parallel and at the completion of the write cycle, the WR bit is cleared in hardware and the NVM Interrupt Flag bit (NVMIF) is set. The user can either enable this interrupt or poll this bit. NVMIF must be cleared by software.

15.9.5 OVERRUN INTERRUPT

The Overrun Interrupt flag is set if the DMA receives a trigger to start a new message before the current message is completed.

Instruction	Э ПППП	@ ПППП	() 	@ ПППП	© ⊓ППП	6 ПППП	0 	® חחחח	9 ПППП	₪ ₪	⊕ ∩∩∩∩	9 10000	 1000	⊌ ∩∩∩∩	₽ 1000	Ю ПППП	₽ 000000000000000000000000000000000000	9 1000	Ray: 10-000275E (19)
Clock																			
EN																			
SIRQEN																			
Source Hardware Trigger																			
DGO-															1				
DMAxSPTR			0x10	0		0x1	101			0x100		y	0x1	01			0x100)	\rightarrow
				-	(\				
DMAxDPTR	<		0x200	0	/	χ0x2	201	K		0x202		X	0x2	03	(0x200)	>
DMAxSCNT	$\langle $		2			Χ	1			2		X	1	L			2		
DMAxDCNT	$\langle $		4		/	Χ	3			2		X	1	L)	$\langle $		4		
DMA STATE		IDLE	1	SR ⁽¹⁾	DW ⁽²⁾	SR ⁽¹⁾	DW ⁽²⁾		IDLE	1	SR ⁽¹⁾	DW ⁽²⁾	SR ⁽¹⁾	DW ⁽²⁾			IDLE		
DMAxSCNTIF																			
DMAxDCNTIF																			
DMAxORIF _																			
	DM	AxCON	1bits.SM	A = 01															
	DM	AxSSA	0x10	00		DMAxD	SA	0x200											
	DM	AxSSZ	0x2	2		DMAxD	sz	0x20											
Note 1:	SR -	Sou	rce R	ead															
2.	- wر		stinati	on Wi	rite														
2.	511-	Det	sinali																

FIGURE 15-9: OVERRUN INTERRUPT

27.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR5 register will be set when either edge detector is triggered and its associated enable bit is set. The INTP enables rising edge interrupts and the INTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · CLCxIE bit of the respective PIE register
- INTP bit of the CLCxCON register (for a rising edge detection)
- INTN bit of the CLCxCON register (for a falling edge detection)
- GIE bits of the INTCON0 register

The CLCxIF bit of the respective PIR register, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

27.3 Output Mirror Copies

Mirror copies of all CON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the OUT bits in the individual CLCxCON registers.

27.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

27.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go Idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

27.6 CLCx Setup Steps

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the EN bit.
- Select desired inputs using CLCxSEL0 through CLCxSEL3 registers (See Table 27-1).
- Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the GyPOL bits of the CLCxPOL register.
- Select the desired logic function with the MODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the POL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device pin, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the INTP bit in the CLCxCON register for rising event.
 - Set the INTN bit in the CLCxCON register for falling event.
 - Set the CLCxIE bit of the respective PIE register.
 - Set the GIE bits of the INTCON0 register.
- Enable the CLCx by setting the EN bit of the CLCxCON register.



31.12.2 RS-485 TRANSCEIVER CONTROL

Hardware flow control can be used to control the direction of an RS-485 transceiver as shown in Figure 31-11. Configure the CTS input to be always enabled by setting the UxCTSPPS selection to an unimplemented port pin such as RD0. When the signal and control lines are configured as shown in Figure 31-11, then the UART will not receive its own transmissions. To verify that there are no collisions on the RS-485 lines then the transceiver RE control can be disconnected from TXDE and tied low thereby enabling loop-back reception of all transmissions. See **Section 31.14 "Collision Detection"** for more information.

FIGURE 31-11: RS-485 CONFIGURATION



31.12.3 XON/XOFF FLOW CONTROL

XON/XOFF flow control is selected by setting the FLO<1:0> bits to '01'.

XON/XOFF is a data based flow control method. The signals to suspend and resume transmission are special characters sent by the receiver to the transmitter The advantage is that additional hardware lines are not needed.

XON/XOFF flow control requires full-duplex operation because the transmitter must be able to receive the signal to suspend transmitting while the transmission is in progress. Although XON and XOFF are not defined in the ASCII code, the generally accepted values are 13h for XOFF and 11h for XON. The UART uses those codes.

The transmitter defaults to XON, or transmitter enabled. This state is also indicated by the read-only XON bit in the UxFIFO register.

When an XOFF character is received, the transmitter stops transmitting after completing the character actively being transmitted. The transmitter remains disabled until an XON character is received.

XON will be forced on when software toggles the TXEN bit.

When the RUNOVF bit in the UxCON2 register is set then XON and XOFF characters continue to be received and processed without the need to clear the input FIFO by reading the UxRXB. However, if the RUNOVF bit is clear then the UxRXB must be read to avoid a receive overflow which will suspend flow control when the receive buffer overflows.



PIC18(L)F25/26K83

FIGURE 33-12: I²C SLAVE, 10-BIT ADDRESS, TRANSMISSION

messages: SDFLC

34.3.3 MODE 2 – ENHANCED FIFO MODE

In Mode 2, two or more receive buffers are used to form the receive FIFO (first in, first out) buffer. There is no one-to-one relationship between the receive buffer and acceptance filter registers. Any filter that is enabled and linked to any FIFO receive buffer can generate acceptance and cause FIFO to be updated.

FIFO length is user-programmable, from 2-8 buffers deep. FIFO length is determined by the very first programmable buffer that is configured as a transmit buffer. For example, if Buffer 2 (B2) is programmed as a transmit buffer, FIFO consists of RXB0, RXB1, B0 and B1, creating a FIFO length of four. If all programmable buffers are configured as receive buffers, FIFO will have the maximum length of eight.

The following is the list of resources available in Mode 2:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX; receive buffers form FIFO: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen acceptance filters: RXF0-RXF15
- Two dedicated acceptance mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC, useful for DeviceNet protocol

34.4 CAN Message Buffers

34.4.1 DEDICATED TRANSMIT BUFFERS

The CAN module implements three dedicated transmit buffers – TXB0, TXB1 and TXB2. Each of these buffers occupies 14 bytes of SRAM and are mapped into the SFR memory map. These are the only transmit buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers.

Each transmit buffer contains one Control register (TXBnCON), four Identifier registers (TXBnSIDL, TXBnSIDH, TXBnEIDL, TXBnEIDH), one Data Length Count register (TXBnDLC) and eight Data Byte registers (TXBnDm).

34.4.2 DEDICATED RECEIVE BUFFERS

The CAN module implements two dedicated receive buffers: RXB0 and RXB1. Each of these buffers occupies 14 bytes of SRAM and are mapped into SFR memory map. These are the only receive buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers. Each receive buffer contains one Control register (RXBnCON), four Identifier registers (RXBnSIDL, RXBnSIDH, RXBnEIDL, RXBnEIDH), one Data Length Count register (RXBnDLC) and eight Data Byte registers (RXBnDm).

There is also a separate Message Assembly Buffer (MAB) which acts as an additional receive buffer. MAB is always committed to receiving the next message from the bus and is not directly accessible to user firmware. The MAB assembles all incoming messages one by one. A message is transferred to appropriate receive buffers only if the corresponding acceptance filter criteria is met.

34.4.3 PROGRAMMABLE TRANSMIT/ RECEIVE BUFFERS

The CAN module implements six non-dedicated buffers: B0-B5. These buffers are individually programmable as either transmit or receive buffers. These buffers are available only in Mode 1 and 2. As with dedicated transmit and receive buffers, each of these programmable buffers occupies 14 bytes of SRAM and are mapped into SFR memory map.

Each buffer contains one Control register (BnCON), four Identifier registers (BnSIDL, BnSIDH, BnEIDL, BnEIDH), one Data Length Count register (BnDLC) and eight Data Byte registers (BnDm). Each of these registers contains two sets of control bits. Depending on whether the buffer is configured as transmit or receive, one would use the corresponding control bit set. By default, all buffers are configured as receive buffers. Each buffer can be individually configured as a transmit or receive buffer by setting the corresponding TXENn bit in the BSEL0 register.

When configured as transmit buffers, user firmware may access transmit buffers in any order similar to accessing dedicated transmit buffers. In receive configuration with Mode 1 enabled, user firmware may also access receive buffers in any order required. But in Mode 2, all receive buffers are combined to form a single FIFO. Actual FIFO length is programmable by user firmware. Access to FIFO must be done through the FIFO Pointer bits (FP<4:0>) in the CANCON register. It must be noted that there is no hardware protection against out of order FIFO reads.

34.4.4 PROGRAMMABLE AUTO-RTR BUFFERS

In Mode 1 and 2, any of six programmable transmit/ receive buffers may be programmed to automatically respond to predefined RTR messages without user firmware intervention. Automatic RTR handling is enabled by setting the TX2EN bit in the BSEL0 register and the RTREN bit in the BnCON register. After this setup, when an RTR request is received, the TXREQ bit is automatically set and the current buffer content is automatically queued for transmission as a RTR response. As with all transmit buffers, once the TXREQ bit is set, buffer registers become read-only and any writes to them will be ignored.

REGISTER 34-23: BnCON: TX/RX BUFFER 'n' CONTROL REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, \mbox{ TXnEN (BSEL0<n>) = 1]}^{(1)}$

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXBIF ⁽³	³⁾ TXABT ⁽³⁾	TXLARB ⁽³⁾	TXERR ⁽³⁾	TXREQ ^(2,4)	RTREN	TXPRI1 ⁽⁵⁾	TXPRI0 ⁽⁵⁾			
bit 7							bit 0			
Legend:										
R = Reada	ible bit	W = Writable b	oit	U = Unimplem	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 7	TXBIF: Trans	mit Buffer Interi je was success	rupt Flag bit ⁽³ fully transmiti itted) ied						
bit 6	TXABT: Trans 1 = Message 0 = Message	smission Aborte was aborted was not aborte	ed Status bit ⁽³ d	3)						
bit 5	TXLARB: Tra 1 = Message 0 = Message	nsmission Lost lost arbitration did not lose arb	Arbitration S while being s pitration while	tatus bit ⁽³⁾ ent being sent						
bit 4	TXERR: Tran	smission Error	Detected Sta	tus bit ⁽³⁾						
hit 2	1 = A bus erro 0 = A bus erro	or occurred whi or did not occur	le the message while the me	ge was being se ssage was beir	ent ng sent					
DIL 3	1 = Requests 0 = Automatic	sending a mes cally cleared wh	sage; clears	the TXABT, TXI age is successf	LARB and TXE ully sent	ERR bits				
bit 2	RTREN: Auto 1 = When a ro 0 = When a ro	omatic Remote emote transmis emote transmis	Transmission sion request i sion request i	Request Enab is received, TXI is received, TXI	le bit REQ will be au REQ will be un	tomatically set affected				
bit 1-0	TXPRI<1:0>:	Transmit Priori	ty bits ⁽⁵⁾							
	11 = Priority I 10 = Priority I 01 = Priority I 00 = Priority I	_evel 3 (highest _evel 2 _evel 1 _evel 0 (lowest	t priority) priority)							
Note 1: 2: 3: 4:	These registers an Clearing this bit in This bit is automat While TXREQ is so	e available in M software while ically cleared w et or a transmis	lode 1 and 2 of the bit is set w hen TXREQ sion is in prog	only. will request a m is set. gress, Transmit	essage abort. Buffer register	rs remain read-o	only.			

5: These bits set the order in which the Transmit Buffer register will be transferred. They do not alter the CAN message identifier.

REGISTER 34-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \le n \le 15]⁽¹⁾

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDH:RXF15EIDH, are available in Mode 1 and 2 only.

REGISTER 34-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 15]⁽¹⁾

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDL:RXF15EIDL, are available in Mode 1 and 2 only.

REGISTER 34-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK 'n' STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \le n \le 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 7	1	1	I		L	1	bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID<10:3>: Standard Identifier Mask bits or Extended Identifier Mask bits (EID<28:21>)

REGISTER 34-44: RXMnEIDL: RECEIVE ACCEPTANCE MASK 'n' EXTENDED IDENTIFIER MASK **REGISTERS, LOW BYTE** $[0 \le n \le 1]$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

	1 Bit io oot		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Mask bits

REGISTER 34-45: RXFCONn: RECEIVE FILTER CONTROL REGISTER 'n' [0 \leq n \leq 1] $^{(1)}$

DYECONO	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONU	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN
DVECONA	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONT	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN
	bit 7							bit 0
Legend:								
R = Readal	ole bit		W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
1.1.7.0				1				
bit 7-0	RXF<7:0>EN	I: Receive Fil	ter n Enable b	oits				
	0 = Filter is d	lisabled						

1 = Filter is enabled

Note 1: This register is available in Mode 1 and 2 only.

Register 34-46 through Register 34-51 are writable in Configuration mode only. Note:

DYERCONO	R/W-0							
KAFBCONU	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0
	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0
PYERCON2	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0
	_							
DYERCON2	R/W-0							
KAFBCON5	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0
	_							
PYERCONA	R/W-0							
	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0
PYERCON5	R/W-0							
	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0
PYERCONE	R/W-0							
	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0
RXFBCON7	R/W-0							
	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0
	bit 7							bit 0

REGISTER 34-47: RXFBCONn: RECEIVE FILTER BUFFER CONTROL REGISTER 'n'(1)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 F<15:2>BP_<3:0>: Filter n Buffer Pointer Nibble bits 0000 = Filter n is associated with RXB0 0001 = Filter n is associated with RXB1 0010 = Filter n is associated with B0 0011 = Filter n is associated with B1 ... 0111 = Filter n is associated with B5 1111-1000 = Reserved

Note 1: This register is available in Mode 1 and 2 only.

39.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 45-15 and Table 45-17 for more details.

39.8 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 39-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

 Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



PIC18(L)F25/26K83

RLN	CF	Rotate Le	Rotate Left f (No Carry)							
Synta	ax:	RLNCF	f {,d {,a}}							
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Oper	ation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	$(f < n >) \rightarrow dest < n + 1>,$ $(f < 7>) \rightarrow dest < 0>$							
Statu	s Affected:	N, Z								
Enco	ding:	0100	01da ffi	ff ffff						
Desc	ription:	The conter one bit to ti is placed in stored bac If 'a' is '0', ti If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enab in Indexed mode when tion 42.2.3 Oriented I eral Offset	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 42.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.							
Word	ls:	1								
Cycle	es:	1								
QC	vcle Activity:									
	Q1	Q2	Q3	Q4						
	Decode	Read register 'f'	Process Data	Write to destination						
<u>Exan</u>	n <u>ple</u> : Before Instruc	RLNCF	REG, 1,	0						
	REG After Instructic REG	= 1010 1 on = 0101 0	011 111							

RRCF Rotate Right f through Carry							
Syntax:	RR	CF f{,	d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$						
Status Affected:	C, 1	N, Z					
Encoding:	0	011	00da	fff	f	ffff	
Description:	I he one flag If 'd regi If 'a GPI If 'a set in Ir moo tior Ori era	The contents of register 'f' are rotated one bit to the right through the CARR' flag. If 'd' is '0', the result is placed in V If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select th GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec tion 42.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lite eral Offset Mode" for details.					
	Ļ						
Words:	1						
	1						
		าว	03			04	
Decode	R	ead ear 'f'	Proce	, ess a	W	/rite to	
	regi	3101 1	Dai	a	ues	Sunation	
Example:	RRC	CF	REG,	0, 0)		
Before Instruc	tion						
REG	=	1110 0	110				
After Instructio	_ on	U					
REG	=	1110 0	110				
W C	=	0111 0 0	011				

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
3DF9h	U1ERRIR	TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	486
3DF8h	U1UIR	WUIF	ABDIF	—			ABDIE	—	_	488
3DF7h	U1FIFO	TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	489
3DF6h	U1BRGH				BRG	iΗ				490
3DF5h	U1BRGL				BRG	<u>SL</u>				490
3DF4h	U1CON2	RUNOVF	RXPOL	S	STP	C0EN	TXPOL	F	ELO	485
3DF3h	U1CON1	ON	—	—	WUE	RXBIMD	—	BRKOVR	SENDB	484
3DF2h	U1CON0	BRGS	ABDEN	TXEN	RXEN		M	DDE		483
3DF1h	U1P3H		_	—	_	_	—	—	P3H	494
3DF0h	U1P3L				P3I	-				494
3DEFh	U1P2H		—	—	_	_	—	—	P2H	493
3DEEh	U1P2L				P2l	-				493
3DEDh	U1P1H		—	—	_	_	—	—	P1H	492
3DECh	U1P1L				P1I	-				492
3DEBh	U1TXCHK				TXCI	ΗK				495
3DEAh	U1TXB				TXE	3				491
3DE9h	U1RXCHK				RXCI	ΗK				495
3DE8h	U1RXB				RXI	3				491
3DE7h- 3DE3h	_				Unimpler	nented				_
3DE2h	U2ERRIE	TXMTIE	PERIE	ABDOVE	CERIE	FERIE	RXBKIE	RXFOIE	TXCIE	487
3DE1h	U2ERRIR	TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	486
3DE0h	U2UIR	WUIF	ABDIF	—		_	ABDIE			488
3DDFh	U2FIFO	TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	489
3DDEh	U2BRGH				BRG	iΗ				490
3DDDh	U2BRGL			1	BRG	SL				490
3DDCh	U2CON2	RUNOVF	RXPOL	S	TP	—	TXPOL	F	-LO	485
3DDBh	U2CON1	ON	—	—	WUE	RXBIMD	—	BRKOVR	SENDB	484
3DDAh	U2CON0	BRGS	ABDEN	TXEN	RXEN		M	DDE		483
3DD9h	U2P3H	—	—	—	—	_	—	—	P3H	494
3DD8h	U2P3L				P3I	_		1		494
3DD7h	U2P2H	—	—	—	—	—	—	—	P2H	493
3DD6h	U2P2L				P2l	_				493
3DD5h	U2P1H	—	—	—	—	—	—	—	P1H	492
3DD4h	U2P1L				P1I	_				492
3DD3h	U2TXCHK	ТХСНК								495
3DD2h	U2TXB				TXE	3				491
3DD1h	U2RXCHK	RXCHK								495
3DD0h	U2RXB				RXI	3				491
3DCFh - 3D7Dh	_	Unimplemented								_
3D7Ch		BTO								567
3D7Rh		BIO							566	
3D74h	12010ER		ACKTIE		WRIF		PCIE	RSCIE	SCIE	573
3D79h	12C1PIR				WRIE		PCIE	RSCIE	SCIE	572
3D78h	12C1STAT1								RYRE	560
3D77h	120101AT1	BERE	SMA	MMA	P					568
3D76h	120101A10		BTOIE	BCLIE			BTOIE	BCUE		570
3D75h	12010012		GCEN	EME						565
30745	120100N2						PYO			567
307411	120100001	AUNUNT	AUNUT	AUROTAI			100	170	000	504

TABLE 43-1: REGISTER FILE SUMMARY FOR PIC18(L)F25/26K83 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not present in LF devices.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
3716h	RXF9EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
3715h	RXF9SIDL	SID2	SID1	SID0	—	EXIDEN	_	EID17	EID16	630
3714h	RXF9SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
3713h	RXF8EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
3712h	RXF8EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
3711h	RXF8SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	630
3710h	RXF8SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
370Fh	RXF7EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
370Eh	RXF7EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
370Dh	RXF7SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	630
370Ch	RXF7SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
370Bh	RXF6EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
370Ah	RXF6EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
3709h	RXF6SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	630
3708h	RXF6SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
3707h	RXFCON1	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN	633
3706h	RXFCON0	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN	633
3705h	BRGCON3	WAKDIS	WAKFIL	—	—	—	SEG2PH2	SEG2PH1	SEG2PH0	642
3704h	BRGCON2	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	641
3703h	BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	640
3702h	TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	612
3701h	RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	621
3700h	CIOCON	TX1SRC	_				_		CLKSEL	643

TABLE 43-1: REGISTER FILE SUMMARY FOR PIC18(L)F25/26K83 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not present in LF devices.

TABLE 45-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS (CONTINUED)

Standard	d Operating	$\langle \rangle$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS21	F _{CY}	Instruction Frequency	—	Fosc/4	_	MHz	$\langle \rangle$
OS22	T _{CY}	Instruction Period	62.5	1/F _{CY}	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note** 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock for all devices.
 - 2: The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 10.0 "Power-Saving Operation Modes".
 - 3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 45.2 "Standard Operating Conditions".
 - 4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC/mode selections must be used.