

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k83-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2.3 ISR PRIORITY > PERIPHERAL PRIORITY > MAIN PRIORITY

In this case, interrupt routines and peripheral operation (DMAx, Scanner) will stall the CPU. Interrupt will preempt peripheral operation. This results in lowest interrupt latency and highest throughput for the peripheral to access the memory.

3.2.4 PERIPHERAL 1 PRIORITY > ISR PRIORITY > MAIN PRIORITY > PERIPHERAL 2 PRIORITY

In this case, the Peripheral 1 will stall the execution of the CPU. However, Peripheral 2 can access the memory in cycles unused by Peripheral 1.

The operation of the System Arbiter is controlled through the following registers:

REGISTER 3-1: ISRPR: INTERRUPT SERVICE ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0			
—	—	_		—	ISRPR<2:0>					
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 ISRPR<2:0>: Interrupt Service Routine Priority Selection bits

REGISTER 3-2: MAINPR: MAIN ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-1/1		
—	—	—	_	_	MAINPR<2:0>				
bit 7							bit 0		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 MAINPR<2:0>: Main Routine Priority Selection bits

REGISTER 3-3: DMA1PR: DMA1 PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0			
—	—	—	—	—	DMA1PR<2:0>					
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set


bit 7-3 Unimplemented: Read as '0'

bit 2-0 DMA1PR<2:0>: DMA1 Priority Selection bits

9.4.4 SIMULTANEOUS LOW AND HIGH PRIORITY INTERRUPTS

When both high and low interrupts are active in the same instruction cycle (i.e., simultaneous interrupt events), both the high and the low priority requests are generated. The high priority ISR is serviced first before servicing the low priority interrupt see Figure 9-5.

FIGURE 9-5: INTERRUPT EXECUTION: SIMULTANEOUS LOW AND HIGH PRIORITY INTERRUPTS



13.4 Register Definitions: Nonvolatile Memory

REGISTER 13-1: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

R/W-0/	0 R/W-0/0	U-0	R/S/HC-0/0	R/W/HS-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
F	REG<1:0>		FREE	WRERR	WREN	WR	RD
bit 7							bit C
Legend:							
R = Reada		W = Writable		HC = Bit is cle	-		
x = Bit is ι		-n = Value at	-		•	are, but not clea	ared
'0' = Bit is	cleared	'1' = Bit is se	t	U = Unimplen	nented bit, rea	id as '0'	
bit 7-6	10 =Access x1 = Access				ID and Device	e ID	
bit 5	Unimplemer	nted: Read as	ʻ0'				
bit 4	1 = Perform	ns an erase op	nory Erase Enal eration on the n nd performs a w	ext WR comm	and		
	or WR v or WR v or WR v	was written to was written to was written to	l'b1 when REG	valid address i <1:0> and add te-protected ac	s accessed (T ress do not po	able 4-1, Table bint to the same ssed (Table 4-2	region
bit 2	1 = Allows		able bit and refresh cyo erasing and use		/M		
bit 1 bit 0	When REG p1 = InitiatesWhen REG p1 = Initiates0 = NVM prRD: Read Co	an erase/prog points to a PFM the PFM write rogram/erase c pontrol bit ⁽⁸⁾	l location: operation with peration is com	e correspondin data from the pplete and inac	nolding registe		
Note de	0 = NVM re	ad operation is	s complete and		IADR, and loa	ads data into N∖	INIDAT
Note 1: 2: 3: 4: 5: 6: 7: 8:	This can only be u This bit is set whe completed success Bit must be cleare Bit may be written This bit can only b Operations are set Once a write oper The bit can only b	en WR = 1 and safully. ed by the user; a to '1' by the u be set by follow elf-timed and the ration is initiate	clears when the hardware will n ser in order to i ving the unlock e WR bit is clea d, setting this b	ot clear this bit mplement test sequence of S o ared by hardwa it to zero will ha	sequences. ection 13.1.4 are when comp ave no effect.	" NVM Unlock a blete.	Sequence".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
CRCACCH				ACC	<15:8>	•			209		
CRCACCL				ACC	<7:0>				210		
CRCCON0	EN	GO	BUSY	ACCM	—	— — SHIFTM FULL					
CRCCON1		DLEN<	3:0>			PLE	N<3:0>		208		
CRCDATH				DATA	<15:8>				209		
CRCDATL				DATA	<7:0>				209		
CRCSHIFTH				SHIFT	<15:8>				210		
CRCSHIFTL		SHIFT<7:0>									
CRCXORH		X<15:8>									
CRCXORL				X<7:1>				-	211		
SCANCON0	EN	TRIGEN	SGO	—	—	MREG	BURSTMD	BUSY	212		
SCANHADRU		-			HADF	R<21:16>			214		
SCANHADRH				HADR	<15:8>				215		
SCANHADRL				HADF	R<7:0>				215		
SCANLADRU	_	—			LADF	<21:16>			213		
SCANLADRH				LADR	<15:8>				213		
SCANLADRL				LADF	R<7:0>				214		
SCANTRIG		_	_	_		TSE	_<3:0>		216		

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH CRC

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

The following sections describe with visual reference the sequence of events for different configurations of the DMA module

15.9.1 SOURCE STOP

When the Source Stop bit is set (SSTP = 1) and the DMAxSCNT register reloads, the DMA clears the SIRQEN bit to stop receiving new start interrupt request signals and sets the DMAxSCNTIF flag.

FIGURE 15-5: GPR-GPR TRANSACTIONS WITH HARDWARE TRIGGERS, SSTP = 1

	(1)	2	3	(4) (5)	6 (2	8 () 10	11	12	13	14	15	16	6)	13	Rev. 10-00275A 819/2016
Instruction Clock		Ŵ	ŴM	MM	www) M	ŴŴ		MM	Ŵ	Ŵ	Ŵ	NÑ	M	ŇŇ	Ŵ	M
EN																	
SIRQEN																	
Source Hardware Trigger –				1													
DGO_																	
DMAxSPTR	$\langle $		0x100		X 0x101)	/	0x102		X	0x10	з			0x100)	
DMAxDPTR			0x200		X 0x201)	/	0x201		_χ	0x20	01			0x200)	
DMAxSCNT	$\langle $		4		Х 3)		2		X	1)	$\langle $		4		
DMAxDCNT			2		1)	(2		χ	1				2		
DMA STATE		IDLE		SR ⁽¹⁾ DW	²⁾ SR ⁽¹⁾ DV	N ⁽²⁾	I	DLE	SR ⁽¹⁾	DW ⁽²⁾	SR ⁽¹⁾	DW ⁽²⁾			IDLE		
DMAxSCNTIF																	
DMAxDCNTIF —																	
	DMA	xSSA	0x100)	DMAxDSA	C)x200										
	DMA	xSSZ	0x4		DMAxDSZ		0x2										
Note 1: S	SR – S	ource	e Rea	d													
2: □	DW – D	Destin	ation	Write													

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
LATx7	LATx6	LATx5	LATx4	LATx3	LATx2	LATx1	LATx0			
bit 7	·			-			bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
'1' = Bit is set	' = Bit is set '0' = Bit is cleared				x = Bit is unknown					
-n/n = Value a	t POR and BO	R/Value at all o	ther Resets							

REGISTER 16-3: LATx: LATx REGISTER⁽¹⁾

bit 7-0 LATx<7:0>: Rx7:Rx0 Output Latch Value bits


Note 1: Writes to LATx are equivalent with writes to the corresponding PORTx register. Reads from LATx register return register values, not I/O pin values.

TABLE 16-4: LAT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0


25.6.7 TIME OF FLIGHT MEASURE MODE

This mode measures the time interval between a rising edge on the SMTWINx input and a rising edge on the SMTx_signal input, beginning to increment the timer upon observing a rising edge on the SMTWINx input, while updating the SMTxCPR register and resetting the timer upon observing a rising edge on the SMTx_signal input. In the event of two SMTWINx rising edges without an SMTx_signal rising edge, it will update the SMTxCPW register with the current value of the timer and reset the timer value. See Figure 25-14 and Figure 25-15.



© 2017 Microchip Technology Inc.

Preliminary



PIC18(L)F25/26K83

TABLE 27-1:	CLCx DATA INPUT
	SELECTION

SELECTION					
DyS<5:0> Value	CLCx Input Source				
111111 [63]	Reserved				
•					
•	-				
•	-				
110110 [55]	-				
110110 [54]	CAN_tx1				
110101 [53]	CAN_tx0				
110100 [52]	CWG3B_out				
110011 [51]	CWG3A_out				
110010 [50]	CWG2B_out				
110001 [49]	CWG2A_out				
110000 [48]	CWG1B_out				
101111 [47]	CWG1A_out				
101110 [46]	SS1				
101101 [45]	SCK1				
101100 [44]	SDO1				
101011 [43]	Reserved				
101010 [42]	UART2_tx_out				
101001 [41]	UART1_tx_out				
101000 [40]	CLC4_out				
100111 [39]	CLC3_out				
100110 [38]	CLC2_out				
100101 [37]	CLC1_out				
100100 [36]	DSM1_out				
100011 [35]	IOC_flag				
100010 [34]	ZCD_out				
100001 [33]	CMP2_out				
100000 [32]	CMP1_out				
011111 [31]	NCO1_out				
011110 [30]	Reserved				
011101 [29]	Reserved				
011100 [28]	PWM8_out				
011011 [27]	PWM7_out				
011010 [26]	PWM6_out				
011001 [25]	PWM5_out				
011000 [24]	CCP4_out				
010111 [23]	CCP3_out				
010110 [22]	CCP2_out				
010101 [21]	CCP1_out				
010100 [20]	SMT2_out				
010011 [19]	SMT1_out				
010010 [18]	TMR6_out				

TABLE 27-1:CLCx DATA INPUT SELECTION
(CONTINUED)

DyS<5:0> Value	CLCx Input Source
010001 [17]	TMR5 _overflow
010000 [16]	TMR4 _out
001111 [15]	TMR3 _overflow
001110 [14]	TMR2 _out
001101 [13]	TMR1 _overflow
001100 [12]	TMR0 _overflow
001011 [11]	CLKR _out
001010 [10]	ADCRC
001001 [9]	SOSC
001000 [8]	MFINTOSC (32 kHz)
000111 [7]	MFINTOSC (500 kHz)
000110 [6]	LFINTOSC
000101 [5]	HFINTOSC
000100 [4]	Fosc
000011 [3]	CLCIN3PPS
000010 [2]	CLCIN2PPS
000001 [1]	CLCIN1PPS
000000 [0]	CLCIN0PPS

REGISTER 28-5: NCO1ACCU: NCO1 ACCUMULATOR REGISTER – UPPER BYTE⁽¹⁾

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_	—		ACC<	19:16>	
bit 7						bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ACC<19:16>: NCO1 Accumulator, Upper Byte

Note 1: The accumulator spans registers NCO1ACCU:NCO1ACCH: NCO1ACCL. The 24 bits are reserved but not all are used. This register updates in real time, asynchronously to the CPU; there is no provision to guarantee atomic access to this 24-bit space using an 8-bit bus. Writing to this register while the module is operating will produce undefined results.

REGISTER 28-6: NCO1INCL: NCO1 INCREMENT REGISTER – LOW BYTE^(1,2)

R/W-0/0	R/W-1/1						
			INC<	<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INC<7:0>: NCO1 Increment, Low Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

2: NCO1INC is double-buffered as INCBUF; INCBUF is updated on the next falling edge of NCOCLK after writing to NCO1INCL; NCO1INCU and NCO1INCH should be written prior to writing NCO1INCL.


REGISTER 28-7: NCO1INCH: NCO1 INCREMENT REGISTER – HIGH BYTE⁽¹⁾

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | INC< | 15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INC<15:8>: NCO1 Increment, High Byte


Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.



31.12.2 RS-485 TRANSCEIVER CONTROL

Hardware flow control can be used to control the direction of an RS-485 transceiver as shown in Figure 31-11. Configure the CTS input to be always enabled by setting the UxCTSPPS selection to an unimplemented port pin such as RD0. When the signal and control lines are configured as shown in Figure 31-11, then the UART will not receive its own transmissions. To verify that there are no collisions on the RS-485 lines then the transceiver RE control can be disconnected from TXDE and tied low thereby enabling loop-back reception of all transmissions. See **Section 31.14 "Collision Detection"** for more information.

FIGURE 31-11: RS-485 CONFIGURATION



31.12.3 XON/XOFF FLOW CONTROL

XON/XOFF flow control is selected by setting the FLO<1:0> bits to '01'.

XON/XOFF is a data based flow control method. The signals to suspend and resume transmission are special characters sent by the receiver to the transmitter The advantage is that additional hardware lines are not needed.

XON/XOFF flow control requires full-duplex operation because the transmitter must be able to receive the signal to suspend transmitting while the transmission is in progress. Although XON and XOFF are not defined in the ASCII code, the generally accepted values are 13h for XOFF and 11h for XON. The UART uses those codes.

The transmitter defaults to XON, or transmitter enabled. This state is also indicated by the read-only XON bit in the UxFIFO register.

When an XOFF character is received, the transmitter stops transmitting after completing the character actively being transmitted. The transmitter remains disabled until an XON character is received.

XON will be forced on when software toggles the TXEN bit.

When the RUNOVF bit in the UxCON2 register is set then XON and XOFF characters continue to be received and processed without the need to clear the input FIFO by reading the UxRXB. However, if the RUNOVF bit is clear then the UxRXB must be read to avoid a receive overflow which will suspend flow control when the receive buffer overflows.

R/W/S-0/0	R/W-0/0	R/W/S/C-1/1	R/S/C-0/0	R/S/C-1/1	S/C-1/1	R/W/S/C-1/1	R/S/C-0/0	
TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value	at POR and BC	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ared	S = Hardware	e set	C = Hardware	clear	
bit 7	TXWRE: Trai	nsmit Write Erro	or Status bit (N	Must be cleare	d by software)			
	LIN Master m							
		as written whe	n a master pro	ocess was acti	ve			
	LIN Slave mo		n UvD2 = 0 o	r mara than U	D2 bytes boye	been written to		
	last Brea		$\Pi \mathbf{U} \mathbf{X} \mathbf{P} \mathbf{Z} = 0 0$	r more than 0	kP2 bytes have	been written to		
	Address Dete							
			re the previou	is data in UxP ²	IL was transfer	red to TX shifter		
	All modes:							
	1 = A new byte was written to UxTXB when the output FIFO was full							
	0 = No error							
bit 6	•	Bit Detection I						
		xRXIF at end o xRXIF in middle		bit or end of first Stop bit when STP = 11 op bit				
bit 5		mit Buffer Emp	•					
		buffer is empty buffer is not er				er and output shi	ft register.	
bit 4		mit Buffer Full S	· •					
	1 = Transmit							
		buffer is not fu	I					
bit 3	RXIDL: Rece	ive Pin Idle Sta	tus bit					
	1 = Receive	pin is in Idle sta	ate					
	0 = UART is	receiving Start,	Stop, Data, A	Auto-baud, or E	Break			
bit 2	XON: Softwa	re Flow Control	Transmit Ena	able Status bit				
		ter is enabled						
		ter is disabled	o					
bit 1		ive Buffer Empt	-	10 10 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DV ((1)			
	 1 = Receive buffer is empty. Setting this bit will clear the RX buffer⁽¹⁾ 0 = Receive buffer is not empty. Software cannot clear this bit. 							
bit 0		ve Buffer Full S						
2.00	1 = Receive							
		buffer is not ful						
Note 1: Th	e BSF instructio	n should not be	e used to set F	RXBE because	e doing so will a	lear a byte pend	ling in the	
						WWF instruction		

REGISTER 31-7: UxFIFO: UART FIFO STATUS REGISTER


Note 1: The BSF instruction should not be used to set RXBE because doing so will clear a byte pending in the transmit shift register when the UxTXB register is empty. Instead, use the MOVWF instruction with a '0' in the TXBE bit location.




33.0 I²C MODULE

The device has two dedicated, independent I²C modules. Figure 33-1 is a block diagram of the I²C interface module. The figure shows both the Master and Slave modes together.








© 2017 Microchip Technology Inc

PIC18(L)F25/26K83

FIGURE 33-9: I²C SLAVE, 7-BIT ADDRESS, TRANSMISSION



IC18(L)F25/26K83

PIC18(L)F25/26K83

REGISTER 37-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
PPOL	IPEN	GPOL	—	-	-	-	DSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 **PPOL:** Precharge Polarity bit If PRE>0x00:

PPOL	Action During 1st Precharge Stage					
	External (selected analog I/O pin)	Internal (AD sampling capacitor)				
1	Connected to VDD	C _{HOLD} connected to Vss				
0	Connected to Vss	C _{HOLD} connected to VDD				

- Otherwise:
- The bit is ignored

bit 6 IPEN: A/D Inverted Precharge Enable bit

If DSEN = 1

- 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
- 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Otherwise:

The bit is ignored

bit 5 **GPOL:** Guard Ring Polarity Selection bit

- 1 = ADC guard Ring outputs start as digital high during Precharge stage
- 0 = ADC guard Ring outputs start as digital low during Precharge stage

bit 4-1 Unimplemented: Read as '0'

bit 0 DSEN: Double-sample enable bit

- 1 = Two conversions are performed on each trigger. Data from the first conversion appears in PREV
- 0 = One conversion is performed for each trigger

PIC18(L)F25/26K83

CPF	SLT	Compare	Compare f with W, skip if f < W					
Synta	ax:	CPFSLT f	CPFSLT f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:		• • • •	(f) – (W), skip if (f) < (W) (unsigned comparison)					
Statu	s Affected:	None	None					
Enco	ding:	0110	0110 000a ffff ffff					
Desc	ription:	location 'f' t performing If the content contents of instruction i executed in 2-cycle instru If 'a' is '0', tl	Compares the contents of data memory location if to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the CRB heat.					
Word	s:	1						
Cycle	es:		ycles if skip ar a 2-word instru					
QC	ycle Activity:							
1	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	No operation				
If skip:			Data	operation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	ip and followed	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No operation	No operation	No operation	No operation				
Example:		HERE (NLESS :	HERE CPFSLT REG, 1 NLESS :					
Before Instruction PC W After Instruction		= Ad = ?	<pre>= Address (HERE) = ?</pre>					
	If REG PC If REG	< W; = Ad ≥ W;	dress (LESS					
	PC	= Ad	dress (NLESS	S)				


DAW	D	Decimal Adjust W Register					
Syntax:	D	DAW					
Operands:	Ν	None					
Operation:	(V el	If $[W<3:0> > 9]$ or $[DC = 1]$ then (W<3:0>) + 6 \rightarrow W<3:0>; else (W<3:0>) \rightarrow W<3:0>;					
	(۱ el	If $[W<7:4> + DC > 9]$ or $[C = 1]$ then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$; else $(W<7:4>) + DC \rightarrow W<7:4>$					
Status Affected:	С	С					
Encoding:		0000	0000 0000		0	0111	
Description:	in at	DAW adjusts the 8-bit value in W, result- ing from the earlier addition of two vari- ables (each in packed BCD format) and produces a correct packed BCD result.					
Words:	1						
Cycles:							
Q Cycle Activity:							
Q1		Q2	Q3			Q4	
Decode		Read gister W	Process Data		Write W		
Example1:							
	D	WA					
Before Instruc	ction						
W C DC	= = =	A5h 0 0					
After Instructi		05h					
W C DC <u>Example 2</u> :	= = =	05h 1 0					
Before Instruc	ction						
W C DC After Instructi	= = =	CEh 0 0					
W C DC	= = =	34h 1 0					

		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
B1SIDL	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	610
B1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	610
B1CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	609
NCON_R03	CANCON_RO3								603
NSTAT_R03	 CANSTAT_RO3								604
32D7	TXB2D7								611
32D6	TXB2D6								611
32D5	TXB2D5							611	
32D4		TXB2D4							611
32D3		TXB2D3							611
32D2		TXB2D2							611
32D1		TXB2D1							611
32D0				TXB2	2D0				611
32DLC	_	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	612
32EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	611
32EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	610
32SIDL	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	610
32SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	610
32CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	609
M1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	633
M1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	632
M1SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	632
M1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	631
M0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	633
MOEIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	632
MOSIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	631
MOSIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	631
F5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
F5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
F5SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	630
F5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
F4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
F4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
F4SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	630
F4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
F3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
F3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
F3SIDL	SID2	SID1	SID0		EXIDEN	_	EID17	EID16	630
F3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	630
F2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	631
F2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	631
F2SIDL									630
F2SIDH				SID7		SID5			630
F1EIDL									631
F1EIDH									631
F1SIDL									630
F1SIDE				SID7		SID5			630
									631
									631
									630
F2SID F1EID F1EID F1SID F1SID F0EID F0EID F0SID	H L L L L L L	H SID10 L EID7 H EID15 L SID2 H SID10 L EID7 H EID7 L SID10 L EID7 H EID7 H EID7 H EID7	H SID10 SID9 L EID7 EID6 H EID15 EID14 L SID2 SID1 H SID10 SID9 L EID7 EID6 H EID7 EID6 H EID7 EID6 L EID7 EID6 H EID15 EID14 L SID2 SID1	H SID10 SID9 SID8 L EID7 EID6 EID5 H EID15 EID14 EID13 L SID2 SID1 SID0 H SID10 SID9 SID8 L SID10 SID9 SID8 L EID7 EID6 EID5 H EID7 EID6 EID5 H EID15 EID14 EID13 L SID2 SID1 SID0	HSID10SID9SID8SID7LEID7EID6EID5EID4HEID15EID14EID13EID12LSID2SID1SID0—HSID10SID9SID8SID7LEID7EID6EID5EID4HEID15EID14EID13EID12LSID2SID1SID8SID7LEID7EID6EID5EID4HEID15EID14EID13EID12LSID2SID1SID0—	HSID10SID9SID8SID7SID6LEID7EID6EID5EID4EID3HEID15EID14EID13EID12EID11LSID2SID1SID0—EXIDENHSID10SID9SID8SID7SID6LEID7EID6EID5EID4EID3HEID15EID14EID13EID12EID11	HSID10SID9SID8SID7SID6SID5LEID7EID6EID5EID4EID3EID2HEID15EID14EID13EID12EID11EID10LSID2SID1SID0—EXIDEN—HSID10SID9SID8SID7SID6SID5LEID7EID6EID5EID4EID3EID2HEID15EID14EID13EID12EID11EID10LSID2SID1SID0—EXIDEN—	HSID10SID9SID8SID7SID6SID5SID4LEID7EID6EID5EID4EID3EID2EID1HEID15EID14EID13EID12EID11EID10EID9LSID2SID1SID0EXIDENEID17HSID10SID9SID8SID7SID6SID5SID4LEID7EID6EID5EID4EID3EID2EID17HSID10SID9SID8SID7SID6SID5SID4LEID7EID6EID5EID4EID3EID2EID1HEID15EID14EID13EID12EID11EID10EID9LSID2SID1SID0EXIDENEID17	HSID10SID9SID8SID7SID6SID5SID4SID3LEID7EID6EID5EID4EID3EID2EID1EID0HEID15EID14EID13EID12EID11EID10EID9EID8LSID2SID1SID0EXIDENEID17EID16HSID10SID9SID8SID7SID6SID5SID4SID3LEID7EID6EID5EID4EID3EID2EID1EID16HEID7EID6EID5EID4EID3EID2EID1EID0HEID15EID14EID13EID12EID11EID10EID9EID8LSID2SID1SID0EXIDENEID17EID18LSID2SID1SID0EXIDENEID17EID16

TABLE 43-1: REGISTER FILE SUMMARY FOR PIC18(L)F25/26K83 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not present in LF devices.



Microchip Technology Drawing C04-0209 Rev C Sheet 1 of 2