



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | EBI/EMI, Serial Port |
| Peripherals | POR, WDT |
| Number of I/O | 32 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w77c032a40dl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. PIN DESCRIPTION

| SYMBOL | TYPE | DESCRIPTIONS |
|-----------|------|---|
| ĒĀ | I | EXTERNAL ACCESS ENABLE: It should be kept low. |
| PSEN | 0 | PROGRAM STORE ENABLE : PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. |
| ALE | 0 | ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. |
| RST | Ι | RESET : A high on this pin for two machine cycles while the oscillator is running resets the device. |
| XTAL1 | I | CRYSTAL1 : This is the crystal oscillator input. This pin may be driven by an external clock. |
| XTAL2 | 0 | CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1. |
| Vss | I | GROUND: Ground potential |
| Vdd | I | POWER SUPPLY: Supply voltage for operation. |
| P0.0 P0.7 | I/O | PORT 0 : Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory. |
| P1.0 P1.7 | I/O | alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input T2EX(P1.1): Timer/Counter 2 Reload/Capture/Direction control RXD1(P1.2): Serial port 1 RXD TXD1(P1.3): Serial port 1 TXD INT2(P1.4): External Interrupt 2 INT3 (P1.5): External Interrupt 3 INT4(P1.6): External Interrupt 4 INT5 (P1.7): External Interrupt 5 POPL 2: Port 2 is a bi directional I/O port with internal pull upo. This part also |
| P2.0 P2.7 | I/O | PORT 2 : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory. |
| P3.0 P3.7 | 1/0 | PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below: RXD(P3.0) : Serial Port 0 input TXD(P3.1) : Serial Port 0 output INT0 (P3.2) : External Interrupt 0 INT1 (P3.3) : External Interrupt 1 T0(P3.4) : Timer 0 External Input T1(P3.5) : Timer 1 External Input WR (P3.6) : External Data Memory Write Strobe RD (P3.7) : External Data Memory Read Strobe |
| P4.0 P4.3 | I/O | PORT 4: Port 4 is a 4-bit bi-directional I/O port. The P4.0 also provides the alternate function \overline{WAIT} which is the wait state control signal |

* Note: TYPE I: input, O: output, I/O: bi-directional.

nuvoton

5. FUNCTIONAL DESCRIPTION

The W77C032 is 8052 pin compatible and instruction set compatible. It includes the resources of the standard 8052 such as four 8-bit I/O Ports, three 16-bit timer/counters, full duplex serial port and interrupt sources.

The W77C032 features a faster running and better performance 8-bit CPU with a redesigned core processor without wasted clock and memory cycles. it improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. This improves performance by an average of 1.5 to 3 times. The W77C032 also provides dual Data Pointers (DPTRs) to speed up block data memory transfers. It can also adjust the duration of the MOVX instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. This flexibility allows the W77C032 to work efficiently with both fast and slow RAMs and peripheral devices. In addition, the W77C032 contains on-chip 1KB MOVX SRAM, the address of which is between 0000H and 03FFH. It only can be accessed by MOVX instruction; this on-chip SRAM is optional under software control.

The W77C032 is an 8052 compatible device that gives the user the features of the original 8052 device, but with improved speed and power consumption characteristics. It has the same instruction set as the 8051 family, with one addition: DEC DPTR (op-code A5H, the DPTR is decreased by 1). While the original 8051 family was designed to operate at 12 clock periods per machine cycle, the W77C032 operates at a much reduced clock rate of only 4 clock periods per machine cycle. This naturally speeds up the execution of instructions. Consequently, the W77C032 can run at a higher speed as compared to the original 8052, even if the same crystal is used. Since the W77C032 is a fully static CMOS design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction execution, yet reducing the power consumption.

The 4 clocks per machine cycle feature in the W77C032 is responsible for a three-fold increase in execution speed. The W77C032 has all the standard features of the 8052, and has a few extra peripherals and features as well.

I/O Ports

The W77C032 has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pullups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port 1 and 3 act as I/O ports with alternate functions. Port 4 is only available on 44-pin PLCC/QFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. The P4.0 has an alternate function WAIT which is the wait state control signal. When wait state control signal is enabled, P4.0 is input only.

Serial I/O

The W77C032 has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. However the serial ports on the W77C032 can operate in different modes in order to obtain timing similarity as well. Note that the serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 can only use Timer 1 as baud rate generator. The serial ports have s ot . the enhanced features of Automatic Address recognition and Frame Error detection.

6. MEMORY ORGANIZATION

The W77C032 separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

6.1 Program Memory

The Program Memory on the W77C032 can be up to 64Kbytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

6.2 Data Memory

The W77C032 can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. Unlike the 8051 derivatives, the W77C032 contains on-chip 1K bytes MOVX SRAM of Data Memory, which can only be accessed by MOVX instructions. These 1K bytes of SRAM are between address 0000H and 03FFH. Access to the on-chip MOVX SRAM is optional under software control. When enabled by software, any MOVX instruction that uses this area will go to the on-chip RAM. MOVX addresses greater than 03FFH automatically go to external memory through Port 0 and 2. When disabled, the 1KB memory area is transparent to the system memory map. Any MOVX directed to the space between 0000H and FFFFH goes to the expanded bus on Port 0 and 2. This is the default condition. In addition, the W77C032 has the standard 256 bytes of on-chip Scratchpad RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing. Since the Scratchpad RAM is only 256 bytes, it can be used only when data contents are small. In the event that larger data contents are present, two selections can be used. One is on-chip MOVX SRAM, the other is the external Data Memory. The on-chip MOVX SRAM can only be accessed by a MOVX instruction, the same as that for external Data Memory. However, the on-chip RAM has the fastest access times.



Figure 1. Memory Map

Data Pointer Select



DPS.0: This bit is used to select either the DPL, DPH pair or the DPL1, DPH1 pair as the active Data Pointer. When set to 1, DPL1, DPH1 will be selected, otherwise DPL, DPH will be selected.

DPS.1-7: These bits are reserved, but will read 0.

Power Control

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|---|---|-----|-----------|----|-----|
| | SM0D | SMOD0 | - | - | GF1 | GF0 | PD | IDL |
| Mnemo | nic: PCO | N | | | A | ddress: 8 | 7h | 0. |

SMOD: This bit doubles the serial port baud rate in mode 1, 2, and 3 when set to 1.

- SMOD0: Framing Error Detection Enable: When SMOD0 is set to 1, then SCON.7(SCON1.7) indicates a Frame Error and acts as the FE(FE_1) flag. When SMOD0 is 0, then SCON.7(SCON1.7) acts as per the standard 8052 function.
- GF1-0: These two bits are general purpose user flags.
- PD: Setting this bit causes the W77C032 to go into the POWER DOWN mode. In this mode all the clocks are stopped and program execution is frozen.
- IDL: Setting this bit causes the W77C032 to go into the IDLE mode. In this mode the clocks to the CPU are stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

Timer Control

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|----|-----|----|
| | TF1 | TR1 | TF0 | TR0 | IE1 | IT | IE0 | IT |
| | | | | | | | | |

Mnemonic: TCON

Address: 88h

- TF1: Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
- TR1: Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or off.
- TF0: Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
- TR0: Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or off.
- IE1: Interrupt 1 edge detect: Set by hardware when an edge/level is detected on INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the pin.
- IT1: Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

| Timer 1 LSB | | | | | | | | |
|---|--------------------------|-----------------------|-------------------------|------------------------|-------------------------|-----------------------|--------------------------|------------------------|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TL1.7 | TL1.6 | TL1.5 | TL1.4 | TL1.3 | TL1.2 | TL1.1 | TL1.0 |
| Mnemon | ic: TL1 | | | 22 | Ad | dress: 8E | 3h | |
| TL1.7-0: Timer 1 LSB | | | | | | | | |
| Timer 0 MSB | | | | | | | | |
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TH0.7 | TH0.6 | TH0.5 | TH0.4 | TH0.3 | TH0.2 | TH0.1 | TH0.0 |
| Mnemon | ic: TH0 | | | | Ad | dress: 80 | Ch 🕜 | S |
| TH0.7-0: Timer 0 MSB | | | | | | | | |
| | | | | | | | | |
| Timer 1 MSB | | | | | | | | |
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TH1.7 | TH1.6 | TH1.5 | TH1.4 | TH1.3 | TH1.2 | TH1.1 | TH1.0 |
| Mnemon | ic: TH1 | | | | Ad | dress: 8[| Dh | |
| TH1.7-0: Timer 1 MSB | | | | | | | | |
| | | | | | | | | |
| Clock Control | | | | | | | | |
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | WD1 | WD0 | T2M | T1M | TOM | MD2 | MD1 | MD0 |
| Mnemonic: | CKCON | | | | | Address | : 8Eh | |
| WD1-0:Watchdog timer mo timer. In all four tim | ode select e-out opti | t bits: The ons the r | ese bits (eset time | determine -out is 5 | e the time 12 clocks | e-out per more the | iod for th an the int | e watcho errupt tin |

WD1 WD0 Interrupt time-out Reset time-out

| 0 | 0 | 17 2 | 2 ¹⁷ + 512 |
|---|---|-----------------|-----------------------|
| 0 | 1 | 2 ²⁰ | 2 ²⁰ + 512 |
| 1 | 0 | 2 ²³ | $2^{23} + 512$ |
| 1 | 1 | 220 | 2 ²⁰ + 512 |

- T2M: Timer 2 clock select: When T2M is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock
- T1M: Timer 1 clock select: When T1M is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T0M: Timer 0 clock select: When T0M is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.



MD2-0: Stretch MOVX select bits: These three bits are used to select the stretch value for the MOVX instruction. Using a variable MOVX length enables the user to access slower external memory devices or peripherals without the need for external circuits. The RD or WR strobe will be stretched by the selected interval. When accessing the on-chip SRAM, the MOVX instruction is always in 2 machine cycles regardless of the stretch setting. By default, the stretch has value of 1. If the user needs faster accessing, then a stretch value of 0 should be selected.

| MD2 | MD1 | MD0 | Stretch value | MOVX duration |
|-----|-----|-----|---------------|----------------------------|
| 0 | 0 | 0 | 0 | 2 machine cycles |
| 0 | 0 | 1 | 1 | 3 machine cycles (Default) |
| 0 | 1 | 0 | 2 | 4 machine cycles |
| 0 | 1 | 1 | 3 | 5 machine cycles |
| 1 | 0 | 0 | 4 | 6 machine cycles |
| 1 | 0 | 1 | 5 | 7 machine cycles |
| 1 | 1 | 0 | 6 | 8 machine cycles |
| 1 | 1 | 1 | 7 | 9 machine cycles |
| | | | | |
| | | | | |
| | | | | |

Port 1

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|------|------|------|------|----------|------|------|
| | P1.7 | P1.6 | P1.5 | P1.4 | P1.3 | P1.2 | P1.1 | P1.0 |
| Mnemonic: F | P1 | | | | | Address: | 90h | 1 |

- P1.7-0: General purpose I/O port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. Some pins also have alternate input or output functions. This alternate functions are described below:
 - P1.0: T2 External I/O for Timer/Counter 2
 - P1.1: T2EX Timer/Counter 2 Capture/Reload Trigger
 - P1.2: RXD1 Serial Port 1 Receive
 - P1.3: TXD1 Serial Port 1 Transmit
 - P1.4: INT2 External Interrupt 2
 - P1.5: INT3 External Interrupt 3
 - P1.6: INT4 External Interrupt 4
 - P1.7: INT5 External Interrupt 5

Publication Release Date: February 1, 2007 Revision A8

- 15 -

W77C32/W77C032A

nuvoton

| RS1 | RS0 | Register bank | Address |
|-----|-----|---------------|---------|
| 0 | 0 | 0 | 00-07h |
| 0 | 1 | 1 | 08-0Fh |
| 1 | 0 | 2 | 10-17h |
| 1 | 1 | 3 | 18-1Fh |

- Overflow flag: Set when a carry was generated from the seventh bit but not from the 8th bit OV: as a result of the previous operation, or vice-versa.
- F1· User Flag 1: General purpose flag that can be set or cleared by the user by software
- P٠ Parity flag: Set/cleared by hardware to indicate odd/even number of 1's in the accumulator.

Watchdog Control

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1h | 0 |
|------|--------|-----|---|---|------|------|-----|-----|
| | SMOD_1 | POR | - | - | WDIF | WTRF | EWT | RWT |
| | | | | | | | 12 | 000 |

Mnemonic: WDCON

Address: D8h

SMOD 1: This bit doubles the Serial Port 1 baud rate in mode 1, 2, and 3 when set to 1.

- POR: Power-on reset flag. Hardware will set this flag on a power up condition. This flag can be read or written by software. A write by software is the only way to clear this bit once it is set.
- WDIF: Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, then this bit indicates that the time-out period has elapsed. This bit must be cleared by software.
- WTRF: Watchdog Timer Reset Flag. Hardware will set this bit when the watchdog timer causes a reset. Software can read it but must clear it manually. A power-fail reset will also clear the bit. This bit helps software in determining the cause of a reset. If EWT = 0, the watchdog timer will have no affect on this bit.
- EWT: Enable Watchdog timer Reset. Setting this bit will enable the Watchdog timer Reset function.
- Reset Watchdog Timer. This bit helps in putting the watchdog timer into a know state. It also RWT: helps in resetting the watchdog timer before a time-out occurs. Failing to set the RWT before time-out will cause an interrupt, if EWDI (EIE.4) is set, and 512 clocks after that a watchdog timer reset will be generated if EWT is set. This bit is self-clearing by hardware.

The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is set to 0 on a Power-on reset and unaffected by other resets.

All the bits in this SFR have unrestricted read access. POR, EWT, WDIF and RWT require Timed edu. Access procedure to write. The remaining bits have unrestricted write accesses.

| | INSTRUCTION | HEX OP-CODE | BYTES | W77C032 MACHINE CYCLES | W77C032 CLOCK CYCLES | 8032 CLOCK CYCLES | W77C032 VS 8032 SPEED RATIO |
|--------|-------------------|----------------|-------|------------------------------|----------------------------|-------------------------|-----------------------------------|
| | ORL A, direct | 45 | 2 | 2 | 8 | 12 | 1.5 |
| | ORL A, #data | 44 | 2 | 2 | 8 | 12 | 1.5 |
| | ORL direct, A | 42 | 2 | 2 | 8 | 12 | 1.5 |
| | ORL direct, #data | 43 | 3 | 3 | 12 | 24 | 2 |
| | ORL C, bit | 72 | 2 | 2 | 8 | 24 | 3 |
| | ORL C, /bit | A0 | 2 | 2 | 6 | 24 | 3 |
| | PUSH direct | C0 | 2 | 2 | 8 | 24 | 3 |
| | POP direct | D0 | 2 | 2 | 8 | 24 | 3 |
| | RET | 22 | 1 | 2 | 8 | 24 | 3 |
| | RETI | 32 | 1 | 2 | 8 | 24 | 3 |
| | RL A | 23 | 1 | 1 | 4 | 12 | 3 |
| | RLC A | 33 | 1 | 1 | 4 | 12 | 3 |
| | RR A | 03 | 1 | 1 | 4 | 12 | 3 |
| | RRC A | 13 | 1 | 1 | 4 | 12 | 3 |
| | SETB C | D3 | 1 | 1 | 4 | 12 | 3 |
| | SETB bit | D2 | 2 | 2 | 8 | 12 | 1.5 |
| | SWAP A | C4 | 1 | 1 | 4 | 12 | 3 |
| | SJMP rel | 80 | 2 | 3 | 12 | 24 | 2 |
| | SUBB A, R0 | 98 | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R1 | 99 | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R2 | 9A | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R3 | 9B | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R4 | 9C | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R5 | 9D | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R6 | 9E | 1 | 1 | 4 | 12 | 3 |
| | SUBB A, R7 | 9F | 1 | 1 | 4 | 12 | 3 |
| h., 1 | SUBB A, @R0 | 96 | 1 | 1 | 4 | 12 | 3 |
| 8 | SUBB A, @R1 | 97 | 1 | 1 | 4 | 12 | 3 |
| 1 | SUBB A, direct | 95 | 2 | 2 | 8 | 12 | 1.5 |
| 1 | SUBB A, #data | 94 | 2 | 2 | 8 | 12 | 1.5 |
| \sim | XCH A, R0 | C8 | 1 | 1 | 4 | 12 | 3 |
| S/ | XCH A, R1 | C9 | 1 | 1 | 4 | 12 | 3 |
| X | XCH A, R2 | CA | 1 | 1 | 4 | 12 | 3 |
| | XCH A, R3 | СВ | 1 | 1 | 4 | 12 | 3 |
| | XCH A, R4 | CC | 1 | 1 | 4 | 12 | 3 |
| | XCH A, R5 | CD | 1 | 1 | 4 | 12 | 3 |
| | XCH A, R6 | CE | 1 | 1 | 4 | 12 | 3 |
| | XCH A, R7 | CF | 1 | 1 | 4 | 12 | 3 |

Table 3. Instruction Timing for W77C032, continued



8.1 Instruction Timing

The instruction timing for the W77C032 is an important aspect, especially for those users who wish to use software instructions to generate timing delays. Also, it provides the user with an insight into the timing differences between the W77C032 and the standard 8032. In the W77C032 each machine cycle is four clock periods long. Each clock period is designated a state. Thus each machine cycle is made up of four states, C1, C2, C3 and C4 in that order. Due to the reduced time for each instruction execution, both the clock edges are used for internal timing. Hence it is important that the duty cycle of the clock be as close to 50% as possible to avoid timing conflicts. As mentioned earlier, the W77C032 does one op-code fetch per machine cycle. Therefore, in most of the instructions, the number of machine cycles needed to execute the instruction is equal to the number of bytes in the instruction. Of the 256 available op-codes, 128 of them are single cycle instructions. Thus more than half of all opcodes in the W77C032 are executed in just four clock periods. Most of the two-cycle instructions are those that have two byte instruction codes. However there are some instructions that have only one byte instructions, yet they are two cycle instructions. One instruction which is of importance is the MOVX instruction. In the standard 8032, the MOVX instruction is always two machine cycles long. However in the W77C032, the user has a facility to stretch the duration of this instruction from 2 machine cycles to 9 machine cycles. The RD and WR strobe lines are also proportionately elongated. This gives the user flexibility in accessing both fast and slow peripherals without the use of external circuitry and with minimum software overhead. The rest of the instructions are either three, four or five machine cycle instructions. Note that in the W77C032, based on the number of machine cycles, there are five different types, while in the standard 8032 there are only three. However, in the W77C032 each machine cycle is made of only 4 clock periods compared to the 12 clock periods for the standard 8032. Therefore, even though the number of categories has increased, each instruction is at least 1.5 to 3 times faster than the standard 8032 in terms of clock periods.





Figure 7: Five Cycle Instruction Timing

8.2 MOVX Instruction

The W77C032, like the standard 8032, uses the MOVX instruction to access external Data Memory. This Data Memory includes both off-chip memory as well as memory mapped peripherals. While the results of the MOVX instruction are the same as in the standard 8032, the operation and the timing of the strobe signals have been modified in order to give the user much greater flexibility.

The MOVX instruction is of two types, the MOVX @Ri and MOVX @DPTR. In the MOVX @Ri, the address of the external data comes from two sources. The lower 8-bits of the address are stored in the Ri register of the selected working register bank. The upper 8-bits of the address come from the port 2 SFR. In the MOVX @DPTR type, the full 16-bit address is supplied by the Data Pointer.

Since the W77C032 has two Data Pointers, DPTR and DPTR1, the user has to select between the two by setting or clearing the DPS bit. The Data Pointer Select bit (DPS) is the LSB of the DPS SFR, which exists at location 86h. No other bits in this SFR have any effect, and they are set to 0. When DPS is 0, then DPTR is selected, and when set to 1, DPTR1 is selected. The user can switch between DPTR and DPTR1 by toggling the DPS bit. The quickest way to do this is by the INC instruction. The advantage of having two Data Pointers is most obvious while performing block move operations. The accompanying code shows how the use of two separate Data Pointers speeds up the execution time for code performing the same task.

Block Move with single Data Pointer:

- ; SH and SL are the high and low bytes of Source Address
- ; DH and DL are the high and low bytes of Destination Address
- ; CNT is the number of bytes to be moved

| SFR NAME | RESEIVALUE | SFR NAME | RESETVALUE |
|----------|------------|----------|------------|
| P0 | 11111111b | In IE | 0000000b |
| SP | 00000111b | SADDR | 0000000b |
| DPL | 0000000b | P3 | 11111111b |
| DPH | 0000000b | IP | x000000b |
| DPL1 | 0000000b | SADEN | 0000000b |
| DPH1 | 0000000b | T2CON | 0000000b |
| DPS | 0000000b | T2MOD | 00000x00b |
| PCON | 00xx0000b | RCAP2L | 0000000b |
| TCON | 0000000b | RCAP2H | 0000000b |
| TMOD | 0000000b | TL2 | 0000000b |
| TL0 | 0000000b | TH2 | 0000000b |
| TL1 | 0000000b | ТА | 11111111b |
| TH0 | 0000000b | PSW | 0000000b |
| TH1 | 0000000b | WDCON | 0x0x0xx0b |
| CKCON | 0000001b | ACC | 0000000b |
| P1 | 1111111b | EIE | xxx00000b |
| SCON | 0000000b | В | 0000000b |
| SBUF | xxxxxxxb | EIP | xxx00000b |
| P2 | 1111111b | PC | 0000000b |
| SADDR1 | 0000000b | SADEN1 | 0000000b |
| SCON1 | 0000000b | SBUF1 | xxxxxxxb |
| ROMMAP | 01xxxxxb | PMR | 010xx0x0b |
| EXIF | 0000xxx0b | STATUS | 000x0000b |
| P4 | xxxx1111b | | |

Table 6. SFR Reset Value

The WDCON SFR bits are set/cleared in reset condition depending on the source of the reset.

| External reset | | Watchdog reset | Power on reset | |
|----------------|-----------|----------------|----------------|--|
| WDCON | 0x0x0xx0b | 0x0x01x0b | 01000000b | |

The POR bit WDCON.6 is set only by the power on reset. The WTRF bit WDCON.2 is set when the Watchdog timer causes a reset. A power on reset will also clear this bit. The EWT bit WDCON.1 is cleared by power on resets. This disables the Watchdog timer resets. A watchdog or external reset does not affect the EWT bit.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the appropriate timer service routine. In case of external interrupt, INT0 and INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. In the case of Timer 2 interrupt, the flags are not cleared by hardware. Watchdog timer interrupt flag WDIF have to be cleared by software. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These vector address for the different sources are as follows.

| SOURCE VECTOR ADDRESS | | SOURCE | VECTOR ADDRESS | |
|-----------------------|-------|----------------------|----------------|--|
| Timer 0 Overflow | 000Bh | External Interrupt 0 | 0003h | |
| Timer 1 Overflow | 001Bh | External Interrupt 1 | 0013h | |
| Timer 2 Interrupt | 002Bh | Serial Port | 0023h | |
| External Interrupt 2 | 0043h | Serial Port 1 | 003Bh | |
| External Interrupt 4 | 0053h | External Interrupt 3 | 004Bh | |
| Watchdog Timer | 0063h | External Interrupt 5 | 005Bh | |

Table 8. Vector locations for interrupt sources

The vector table is not evenly spaced; this is to accommodate future expansions to the device family.

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what is was after the hardware LCALL, if the execution is to return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would leave the controller still thinking that the service routine is underway.

11.3 Interrupt Response Time

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. In the case of external interrupts $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags lex will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

13. WATCHDOG TIMER

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global enable are set. The interrupt and reset functions are independent of each other and may be used separately or together depending on the users software.



Figure 19. Watchdog Timer

The Watchdog timer should first be restarted by using RWT. This ensures that the timer starts from a known state. The RWT bit is used to restart the watchdog timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The watchdog timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (CKCON.7 and CKCON.6). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the watchdog timer waits for an additional 512 clock cycles. If the Watchdog Reset EWT (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no RWT, a system reset due to Watchdog timer will occur. This will last for two machine cycles, and the Watchdog timer reset flag WTRF (WDCON.2) will be set. This indicates to the software that the watchdog was the cause of the reset.

When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the RWT allows software to restart the timer. The Watchdog timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert instructions to reset the watchdog timer which will allow the code to run without any watchdog timer interrupts. Now the watchdog timer reset is enabled and the watchdog interrupt may be disabled,. If any errant code is executed now, then the reset watchdog timer instructions will not be executed at the required instants and watchdog reset will occur.

The watchdog time-out selection will result in different time-out values depending on the clock speed. The reset, when enabled, will occur 512 clocks after the time-out has occurred.

| WD1 | WD0 | WATCHDOGI NTERVAL | NUMBER OF CLOCKS | TIME @1.8432 MHz | TIME @10 MHz | TIME @25 MHz |
|-----|-----|----------------------|---------------------|---------------------|-----------------|-----------------|
| 0 | 0 | 2 ¹⁷ | 131072 | 71.11 mS | 13.11 mS | 5.24 mS |
| 0 | 1 | 2 ²⁰ | 1048576 | 568.89 mS | 104.86 mS | 41.94 mS |
| 1 | 0 | 2 ²³ | 8388608 | 4551.11 mS | 838.86 mS | 335.54 mS |
| 1 | 1 | 2 ²⁶ | 67108864 | 36408.88 mS | 6710.89 mS | 2684.35 mS |

Table 9. Time-out values for the Watchdog timer

The Watchdog timer will de disabled by a power-on/fail reset. The Watchdog timer reset does not disable the watchdog timer, but will restart it. In general, software should restart the timer to put it into a known state.

The control bits that support the Watchdog timer are discussed below.

Watchdog Control

- WDIF: WDCON.3 Watchdog Timer Interrupt flag. This bit is set whenever the time-out occurs in the watchdog timer. If the Watchdog interrupt is enabled (EIE.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). Software or any reset can clear this bit.
- WTRF: WDCON.2 Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWT = 0, then this bit will not be affected by the watchdog timer.
- EWT: WDCON.1 Enable Watchdog timer Reset. This bit when set to 1 will enable the Watchdog timer reset function. Setting this bit to 0 will disable the Watchdog timer reset function, but will leave the timer running
- RWT: WDCON.0 Reset Watchdog Timer. This bit is used to clear the Watchdog timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog timer reset is enabled, then the RWT has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog timer reset will occur.

Clock Control

WD1, WD0: CKCON.7, CKCON.6 – Watchdog Timer Mode select bits. These two bits select the timeout interval for the watchdog timer. The reset time is 512 clock longer than the interrupt time-out value.

The default Watchdog time-out is 2¹⁷ clocks, which is the shortest time-out period. The EWT, WDIF and RWT bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the watchdog timer.



2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.



Figure 22. Serial Port Mode 2

Mode 3

This mode is similar to Mode 2 in all respects, except that the baud rate is programmable. The user must first initialize the Serial related SFR SCON before any communication can take place. This involves selection of the Mode and baud rate. The Timer 1 should also be initialized if modes 1 and 3 are used. In all four modes, transmission is started by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. This will generate a clock on the TxD pin and shift in 8 bits on the RxD pin. Reception is initiated in the other modes by the incoming start bit if REN = 1. The external device will start the communication by transmitting the start bit.

| SM1 | SMO | MODE | TYPE | BAUD CLOCK | FRAME SIZE | START BIT | STOP BIT | 9 [™] BIT FUNCTION |
|--------|-----|------|---------|----------------|---------------|--------------|-------------|--------------------------------|
| 0 | 0 | 0 | Synch. | 4 or 12 TCLKs | 8 bits | No | No | None |
| 0 | 1 | 610 | Asynch. | Timer 1 or 2 | 10 bits | 1 | 1 | None |
| 1 | 0 | 2 | Asynch. | 32 or 64 TCLKs | 11 bits | 1 | 1 | 0, 1 |
| 1 | 1 | 3 | Asynch. | Timer 1 or 2 | 11 bits | 1 | 1 | 0, 1 |
| - 62 - | | | | | | | | |

Table 10. Serial Ports Modes

15. TIMED ACCESS PROTECTION

The W77C032 has several new features, like the Watchdog timer, on-chip ROM size adjustment, wait state control signal and Power on/fail reset flag, which are crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, the W77C032 has a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing Aah and immediately 55h to the Timed Access(TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

TA REG 0C7h ;define new register TA, located at 0C7h

MOV TA, #0Aah

MOV TA, #055h

When the software writes Aah to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (Aah), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.

Note: M/C = Machine Cycles

Examples of Timed Assessing are shown below.

Example 1: Valid access

MOV TA, #0Aah 3 M/C MOV TA, #055h 3 M/C MOV WDCON, #00h 3 M/C

Example 2: Valid access

| MOV | TA, #0Aah | 3 M/C |
|------|-----------|-------|
| MOV | TA, #055h | 3 M/C |
| NOP | | 1 M/C |
| SETB | EWT | 2 M/C |

Example 3: Invalid access

 MOV
 TA, #0Aah
 3 M/C

 MOV
 TA, #055h
 3 M/C

 NOP
 1 M/C

 NOP
 1 M/C

 CLR
 POR
 2 M/C

16.3.2 A.C. Specification

| PARAMETER | SYM. | VARIABLE CLOCK MIN. | VARIABLE CLOCK MAX. | UNITS |
|---|---------------------|---------------------------|---------------------------|-------|
| Oscillator Frequency | 1/t _{CLCL} | 0 | 40 | MHz |
| ALE Pulse Width | t _{LHLL} | 1.5 t _{CLCL} – 5 | | nS |
| Address Valid to ALE Low | t _{AVLL} | $0.5 t_{CLCL} - 5$ | | nS |
| Address Hold After ALE Low | t _{LLAX1} | 0.5 t _{CLCL} – 5 | 20 | nS |
| Address Hold After ALE Low for MOVX Write | t _{LLAX2} | 0.5 t _{CLCL} – 5 | TA | nS |
| ALE Low to Valid Instruction In | t _{LLIV} | ~ (C | $2.5 t_{CLCL} - 20$ | nS |
| ALE Low to PSEN Low | t _{LLPL} | 0.5 t _{CLCL} – 5 | S Sh | nS |
| PSEN Pulse Width | t _{PLPH} | $2.0 t_{CLCL} - 5$ | "AL | nS |
| PSEN Low to Valid Instruction In | t _{PLIV} | | $2.0 t_{CLCL} - 20$ | nS |
| Input Instruction Hold After PSEN | t _{PXIX} | 0 | See See | nS |
| Input Instruction Float After PSEN | t _{PXIZ} | | t _{CLCL} – 5 | nS |
| Port 0 Address to Valid Instr. In | t _{AVIV1} | | $3.0 t_{CLCL} - 20$ | nS |
| Port 2 Address to Valid Instr. In | t _{AVIV2} | | $3.5 t_{CLCL} - 20$ | nS |
| PSEN Low to Address Float | t _{PLAZ} | 0 | | nS |
| Data Hold After Read | t _{RHDX} | 0 | | nS |
| Data Float After Read | t _{RHDZ} | | $t_{CLCL} - 5$ | nS |
| RD Low to Address Float | t _{RLAZ} | | 0.5 t _{CLCL} – 5 | nS |

Publication Release Date: February 1, 2007 Revision A8

17. TIMING WAVEFORMS

17.1 Program Memory Read Cycle



17.2 Data Memory Read Cycle



19.2 44-pin PLCC



19.3 44-pin QFP



| VERSION | DATE | PAGE | DESCRIPTION |
|---------|-------------------|------|--|
| A2 | July, 2001 | - | Initial issued |
| A3 | June, 2004 | 3 | Revise part number in the item of packages |
| A4 | April 18, 2005 | 73 | Add Important Notice |
| A5 | December 20, 2005 | 3 | Add lead-free(RoHS) parts |
| A6 | October 5, 2006 | | Remove block diagram |
| A7 | November 6, 2006 | | Remove all leaded package parts |
| A8 | February 1, 2007 | 13 | Revise the Timer Mode Setting to "Mode 1: 16-bits, no prescale". |

20. REVISION HISTORY

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.