

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	56800E
Core Size	16-Bit
Speed	60MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc56f8255mld

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Pin Assignment

Figure 3 shows the pin assignments of the 56F8245 and 56F8255's 44-pin low-profile quad flat pack (44LQFP). Figure 4 shows the pin assignments of the 56F8246 and 56F8256's 48-pin low-profile quad flat pack (48LQFP). Figure 5 shows the pin assignments of the 56F8247 and 56F8257's 64-pin low-profile quad flat pack (64LQFP).

NOTE

The CANRX and CANTX signals of the MSCAN module are not available on the MC56F824x devices.



Figure 3. Top View: 56F8245 and 56F8255 44-Pin LQFP Package

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Signal Name	44 LQFP	48 LQFP	64 LQFP	Туре	State During Reset	Signal Description
TMS	43	47	63	input	Input, internal pullup	Test Mode Select Input — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pullup resistor.
(GPIOD3)				Input/ Output	enableu	Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.
						After reset, the default state is TMS
						Note : Always tie the TMS pin to VDD through a 2.2K resistor if need to keep on-board debug capability. Otherwise directly tie to VDD
RESET	2	2	2	Input	Input, internal pullup enabled	Reset — This input is a direct hardware reset on the processor. When RESET is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is deasserted synchronous with the internal clocks after a fixed number of internal clocks.
(GPIOD4)				Input/ Open-drain Output		Port D GPIO — This GPIO pin can be individually programmed as an input or open-drain output pin.If RESET functionality is disabled in this mode and the chip can be reset only via POR, COP reset, or software reset.
						After reset, the default state is \overline{RESET} .
GPIOA0	8	9	13	Input/ Output	Input, internal	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANA0& CMPA_P2)				Input	enabled	ANA0 and CMPA_P2 — Analog input to channel 0 of ADCA and positive input 2 of analog comparator A.
(CMPC_O)				Output		CMPC_O— Analog comparator C output
						When used as an analog input, the signal goes to the ANA0 and CMPA_P2.
						After reset, the default state is GPIOA0.
GPIOA1	9	10	14	Input/ Output	Input, internal pullup	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANA1& CMPA_M0)				Input	enabled	ANA1 and CMPA_M0 — Analog input to channel 1of ADCA and negative input 0 of analog comparator A.
						When used as an analog input, the signal goes to the ANA1 and CMPA_M0.
						After reset, the default state is GPIOA1.

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Signal Name	44 LQFP	48 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOB0	15	17	24	Input/ Output	Input, internal pullup	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANB0& CMPB_P2)				Input	enabled	ANB0 and CMPB_P2 — Analog input to channel 0 of ADCB and positive input 2 of analog comparator B.
						When used as an analog input, the signal goes to ANB0 and CMPB_P2.
						After reset, the default state is GPIOB0.
GPIOB1	16	18	25	Input/ Output	Input, internal pullup	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANB1& CMPB_M0)				Input	enabled	ANB1 and CMPB_M0— Analog input to channel 1 of ADCB and negative input 0 of analog comparator B.
						When used as an analog input, the signal goes to ANB1 and CMPB_M0.
						After reset, the default state is GPIOB1.
GPIOB2	18	20	27	Input/ Output	Input, internal	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANB2& VREFHB& CMPC_P2)				Input	enabled	ANB2 and VREFHB and CMPC_P2 — Analog input to channel 2 of ADCB and analog references high of ADCB and positive input 2 of analog comparator C.
						When used as an analog input, the signal goes to ANB2 and VREFHB and CMPC_P2. ADC control register configures this input as ANB2 or VREFHB.
						After reset, the default state is GPIOB2.
GPIOB3	19	21	28	Input/ Output	Input, internal pullup	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANB3& VREFLB& CMPC_M0)				Input	enabled	ANB3 and VREFLB and CMPC_M0 — Analog input to channel 3 of ADCB and analog references low of ADCB and negative input 0 of analog comparator C.
						When used as an analog input, the signal goes to ANB3 and VREFLB and MPC_M0. ADC control register configures this input as ANB3 or VREFLB.
						After reset, the default state is GPIOB3.

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Signal Name	44 LQFP	48 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOC6	21	23	31	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(TA2)				Input/ Output	enabled	TA2 — Quad timer module A channel 2 input/output
(XB_IN3)				Input		XB_IN3 — Crossbar module input 3
(CMP_REF)				Analog Input		CMP_REF— Positive input 3 of analog comparator A and B and C
				I		After reset, the default state is GPIOC6
GPIOC7	22	24	32	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(SS)				Input/ Output	enabled	$\overline{SS} - \overline{SS}$ is used in slave mode to indicate to the SPI module that the current transfer is to be received.
(TXD0)				Output		TXD0 — SCI0 transmit data output or transmit/receive in single wire operation
						After reset, the default state is GPIOC7.
GPIOC8	23	25	33	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(MISO)				Input/ Output	enabled	MISO — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(RXD0)				Input		RXD0 — SCI0 receive data input
						After reset, the default state is GPIOC8.
GPIOC9	24	26	34	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(SCLK)				Input/ Output	enabled	SCLK — The SPI serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
(XB_IN4)				Input		XB_IN4 — Crossbar module input 4
						After reset, the default state is GPIOC9.

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Signal Name	44 LQFP	48 LQFP	64 LQFP	Туре	State During Reset	Signal Description	
GPIOC10	25	27	35	Input/ Output	Input, Port C GPIO — This GPIO pin can be individually programmed an input or output pin.		
(MOSI)				Input/ Output	enabled	MOSI — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.	
(XB_IN5)				Input		XB_IN5 — Crossbar module input 5	
(MISO)				Input/ Output		MISO — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.	
						After reset, the default state is GPIOC10.	
GPIOC11	26	29	37	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.	
(CANTX)				Open-drain Output	enabled	CANTX — CAN transmit data output (not available on 56F8245/46/47)	
(SCL1)				Input/ Open-drain Output		SCL1 — I ² C1 serial clock	
(TXD1)				Output		TXD1 — SCI1 transmit data output or transmit/receive in single wire operation	
						After reset, the default state is GPIOC11.	
GPIOC12	27	30	38	Input/ Output	Input, internal	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.	
(CANRX)				Input	enabled	CANRX — CAN receive data input (not available on 56F8245/46/47)	
(SDA1)				Input/ Open-drain Output		SDA1 — I ² C1 serial data line	
(RXD1)				Input		RXD1 — SCI1 receive data input	
						After reset, the default state is GPIOC12.	
GPIOC13	34	37	49	Input/ Output	Input, internal pullup	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.	
(TA3)				Input/ Output	enabled	TA3 — Quad timer module A channel 3input/output.	
(XB_IN6)				Input		XB_IN6 — Crossbar module input 6	
						After reset, the default state is GPIOC13.	

Begin/End Address	Memory Allocation
X:0xFF FFFF X:0xFF FF00	EOnCE 256 locations allocated
X:0xFF FEFF X:0x01 0000	RESERVED
X:0x00 FFFF X:0x00 F000	On-Chip Peripherals 4096 locations allocated
X:0x00 EFFF X:0x00 8C00	RESERVED
X:0x00 8BFF X:0x00 8000	On-Chip Data RAM Alias
X:0x00 7FFF X:0x00 0C00	RESERVED
X:0x00 0BFF X:0x00 0000	On-Chip Data RAM 6 KB ²

Table 11	56F8245/56	Data	Memory	/ Man ¹	
	JUI 027J/JU	Data	wentury		

¹ All addresses are 16-bit word addresses.

² This RAM is shared with program space starting at P: 0x00 8000. See Figure 8.





4.4 Interrupt Vector Table and Reset Vector

The location of the vector table is determined by the vector base address register (VBA). The value in this register is used as the upper 14 bits of the interrupt vector VAB[20:0]. The lower seven bits are determined based on the highest priority interrupt and are then appended to VBA before presenting the full VAB to the core. Refer to the device's reference manual for details.

The reset startup addresses of 56F824x and 56F825x are different.

• The 56F825x's startup address is located at 0x00 0000. The reset value of VBA is reset to a value of 0x0000 that corresponds to the address 0x00 0000.

General System Control Information

when selecting a crystal, because crystal parameters determine the component values required to provide maximum stability and reliable startup. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. The crystal and associated components should be mounted as near as possible to the EXTAL and XTAL pins to minimize output distortion and startup stabilization time. When using low-frequency, low-power mode, the only external component is the crystal itself. In the other oscillator modes, load capacitors (C_x , C_y) and feedback resistor (R_F) are required. In addition, a series resistor (R_S) may be used in high-gain modes. Recommended component values appear in Table 27.



Figure 9. Typical Crystal Oscillator Circuit without Frequency Compensation Capacitor



Figure 10. Typical Crystal or Ceramic Resonator Circuit

5.4.3 Alternate External Clock Input

The recommended method of connecting an external clock appears in Figure 11. The external clock source is connected to the CLKIN pin while:

- both the EXT_SEL bit and the CLK_MODE bit in the OSCTL register are set, and
- corresponding bits in the GPIOB_PER register in the GPIO module and the GPS_C0 bit in the GPS0 register in the system integration module (SIM) are set to the correct values.

The external clock input must be generated using a relatively low-impedance driver with a maximum frequency not greater than 120 MHz.

7.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed.

CAUTION

Stress beyond the limits specified in Table 17 may affect device reliability or cause permanent damage to the device.

Unless otherwise stated, all specifications within this section apply over the ambient temperature range of -40 °C to +105 °C over the following supply ranges: $V_{SS} = V_{SSA} = 0$ V, $V_{DD} = V_{DDA} = 3.0$ V to 3.6 V, $CL \le 50$ pF, $f_{OP} = 60$ MHz.

For functional operating conditions, refer to the remaining tables in the section.

Table 17. Absolute Maximum Ratings	$(V_{SS} = 0 V, V_{SSA} = 0 V)$
------------------------------------	---------------------------------

Characteristic	Symbol	Notes	Min	Max	Unit
Supply Voltage Range	V _{DD}		- 0.3	4.0	V
Analog Supply Voltage Range	V _{DDA}		- 0.3	4.0	V
ADC High Voltage Reference	V _{REFHx}		- 0.3	4.0	V
Voltage difference V _{DD} to V _{DDA}	ΔV_{DD}		- 0.3	0.3	V
Voltage difference V _{SS} to V _{SSA}	ΔV _{SS}		- 0.3	0.3	V
Digital Input Voltage Range	V _{IN}	Pin Groups 1, 2	- 0.3	6.0	V
Oscillator Voltage Range	V _{OSC}	Pin Group 4	- 0.4	4.0	V
Analog Input Voltage Range	V _{INA}	Pin Group 3	- 0.3	4.0	V
Input clamp current, per pin $(V_{IN} < 0)^1$	V _{IC}		_	-20.0	mA
Output clamp current, per pin (V _O < 0) ¹	V _{OC}		—	-20.0	mA
Output Voltage Range (Normal Push-Pull mode)	V _{OUT}	Pin Group 1	- 0.3	4.0	V
Output Voltage Range (Open Drain mode)	V _{OUTOD}	Pin Group 2	- 0.3	6.0	V
DAC Output Voltage Range	V _{OUT_DAC}	Pin Group 5	- 0.3	4.0	V
Ambient Temperature Industrial	T _A		- 40	105	°C
Storage Temperature Range (Extended Industrial)	T _{STG}		- 55	150	°C

¹ Continuous clamp current per pin is –2.0 mA

Default Mode

Pin Group 1: GPIO, TDI, TDO, TMS, TCK Pin Group 2: RESET, GPIOA7 Pin Group 3: ADC and Comparator Analog Inputs Pin Group 4: XTAL, EXTAL Pin Group 5: DAC analog output

7.3 ESD Protection and Latch-up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing conforms with AEC-Q100 Stress Test Qualification. During device qualification, ESD stresses are performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing conforms with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if, after exposure to ESD pulses, the device no longer meets the device specification. Comprehensive DC parametric and functional testing is performed according to the applicable device specification at room temperature and then at hot temperature, unless specified otherwise in the device specification.

Characteristic ¹	Min	Тур	Max	Unit
ESD for Human Body Model (HBM)	2000	_	_	V
ESD for Machine Model (MM)	200	_	_	V
ESD for Charge Device Model (CDM)	750	_	—	V
Latch-up current at $T_A = 85 {}^{\circ}C (I_{LAT})$	± 100			mA

Table 18. MC56F825x/MC56F824x ESD/Latch-up Protection

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions, unless otherwise noted

7.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the device design. To account for $P_{I/O}$ in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is very small.

Characteristic	Comments	Symbol	Value (LQFP)	Unit
Junction to ambient Natural convection	Single layer board (1s)	$R_{ extsf{ heta}JA}$	70	°C/W
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	48	°C/W
Junction to ambient (@200 ft/min)	Single layer board (1s)	$R_{ hetaJMA}$	57	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	42	°C/W
Junction to board		$R_{ heta JB}$	30	°C/W
Junction to case		$R_{ extsf{ heta}JC}$	13	°C/W
Junction to package top	Natural convection	Ψ_{JT}	2	°C/W

Table 19. 44LQFP Package Thermal Characteristics

Specifications

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

See Section 8.1, "Thermal Design Considerations," for more detail on thermal design considerations.

7.5 Recommended Operating Conditions

This section contains information about recommended operating conditions.

Table 22. Recommended Operating Conditions	$(V_{REFLx} = 0 V)$, V _{SSA} = 0 V	, V _{SS} = 0 V)
--	---------------------	--------------------------	--------------------------

Characteristic	Symbol	Notes	Min	Тур	Max	Unit
Supply voltage	V _{DD,} V _{DDA}		3	3.3	3.6	V
ADC Reference Voltage High	V _{REFHx}		3.0		V _{DDA}	V
Voltage difference V _{DD} to V _{DDA}	ΔV_{DD}		-0.1	0	0.1	V
Voltage difference V_{SS} to V_{SSA}	ΔV_{SS}		-0.1	0	0.1	V
Device Clock Frequency Using relaxation oscillator Using external clock source	FSYSCLK		0.001 0		60 60	MHz
Input Voltage High (digital inputs)	V _{IH}	Pin Groups 1, 2	2.0		5.5	V
Input Voltage Low (digital inputs)	V _{IL}	Pin Groups 1, 2	-0.3		0.8	V
Oscillator Input Voltage High XTAL driven by an external clock source	V _{IHOSC}	Pin Group 4	2.0		V _{DD} + 0.3	V
Oscillator Input Voltage Low	V _{ILOSC}	Pin Group 4	-0.3		0.8	V
DAC Output Load Resistance	R _{LD}	Pin Group 5	ЗK			Ω
DAC Output Load Capacitance	C _{LD}	Pin Group 5			400	pf
Output Source Current High at V _{OH} min.) ¹ When programmed for low drive strength When programmed for high drive strength	I _{ОН}	Pin Group 1 Pin Group 1	_		-4 -8	mA
Output Source Current Low (at V _{OL} max.) ¹ When programmed for low drive strength When programmed for high drive strength	I _{OL}	Pin Groups 1, 2 Pin Groups 1, 2			4 8	mA
Ambient Operating Temperature (Extended Industrial)	Τ _Α		-40		105	°C
Flash Endurance (Program Erase Cycles)	N _F	T _A = -40°C to 125°C	10,000		—	cycles
Flash Data Retention	T _R	T _J <= 85°C avg	15			years
Flash Data Retention with <100 Program/Erase Cycles	t _{FLRET}	T _J <= 85°C avg	20	—	—	years

7.8 Power-On Reset, Low Voltage Detection Specification

Characteristic	Symbol	Min	Тур	Мах	Unit
Low-Voltage Interrupt for 3.3 V supply ¹	V _{LVI27}	2.6	2.7	2.8	V
Low-Voltage Interrupt for 2.5 V supply ²	V _{LVI21}	_	2.18	—	V
Low-Voltage Interrupt Recovery Hysteresis	V _{EIH}	—	50	—	mV
Power-On Reset Threshold ³	POR	2.6	2.7	2.8	V
Brown-Out Reset Threshold ⁴	BOR	—	1.8	1.9	V

Table 25. Power-On Reset and Low-Voltage Detection Parameters

¹ When V_{DD} drops below LVI27, an interrupt is generated.

² When V_{DD} drops below LVI21, an interrupt is generated.

³ While power is ramping up, this signal remains active for as long as the internal 2.5 V is below 2.18 V or the 3.3 V V_{DD} voltage is below 2.7 V, no matter how long the ramp-up rate is. The internally regulated voltage is typically 100 mV less than V_{DD} during ramp-up until 2.5 V is reached, at which time it self-regulates.

⁴ Brown-Out Reset occurs whenever the internally regulated 2.5 V digital supply drops below 1.8 V.

7.9 Voltage Regulator Specifications

The MC56F825x/MC56F824x has two on-chip regulators. One supplies the PLL, crystal oscillator, NanoEdge placement PWM, and relaxation oscillator. It has no external pins and therefore has no external characteristics that must be guaranteed (other than proper operation of the device). The second regulator supplies approximately 2.5 V to the

MC56F825x/MC56F824x's core logic. For proper operation, this regulator requires an external capacitor of 2.2 μ F or greater. Ceramic and tantalum capacitors tend to provide better performance tolerances. The output voltage can be measured directly on the V_{CAP} pin. The specifications for this regulator appear in Table 26.

 Table 26. Regulator Parameters

Characteristic	Symbol	Min	Typical	Max	Unit
Short Circuit Current	I _{SS}	—	900	1300	mA
Short Circuit Tolerance (V _{CAP} shorted to ground)	T _{RSC}	_	_	30	minutes

7.10 AC Electrical Characteristics

Tests are conducted using the input levels specified in Table 23. Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in Figure 15.



The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 15. Input Signal Measurement References

Specifications



Specifications



7.23 Quad Timer Timing

Table 39. Timer Timing^{1, 2}

Characteristic	Symbol	Min	Max	Unit	See Figure
Timer input period	P _{IN}	2T + 6	—	ns	Figure 30
Timer input high/low period	P _{INHL}	1T + 3	—	ns	Figure 30
Timer output period	P _{OUT}	125	—	ns	Figure 30
Timer output high/low period	POUTHL	50		ns	Figure 30

¹ In the formulas listed, T = the clock cycle. For 32 MHz operation, T = 31.25 ns.

2. Parameters listed are guaranteed by design.



Figure 30. Timer Timing

7.24 COP Specifications

Table 40. COP Specifications

Parameter	Symbol	Min	Тур	Max	Unit
Oscillator output frequency	LPFosc	500	1000	1500	Hz
Oscillator current consumption in partial power down mode	IDD		TBD		nA

7.25 Analog-to-Digital Converter (ADC) Parameters

Table 41. ADC Parameters¹

Parameter	Symbol	Min	Min Typ		Unit				
DC Specifications									
Resolution	R _{ES}	12	—	12	Bits				
ADC internal clock	f _{ADIC}	0.1	—	15	MHz				
Conversion range	R _{AD}	V _{REFL}	—	V _{REFH}	V				
ADC and VREF power-up time ² (from power down mode)	t _{ADPU}	—	13	—	t _{AIC} cycles ³				
VREF power-up time (from low power mode)	t _{REFPU}	—	6	—	t _{AIC} cycles ³				
ADC RUN current (Speed Control setting) at 100 kHz ADC clock (Standby Mode) at ADC clock \leq 5 MHz (00) at 5 MHz < ADC clock \leq 12 MHz (01) at 12 MHz < ADC clock \leq 15 MHz (10)	I _{ADRUN}	 	0.6 10 17 27	 	mA				
Conversion time	t _{ADC}	—	6	—	t _{AIC} cycles ³				
Sample time	t _{ADS}	—	1	_	t _{AIC} cycles ³				
Accuracy (DC or absolute) (gain of 1x, 2x	, 4x and f _{ADC} ≤	≤ 10 MHz)	(all data in single-ended	d mode) ⁴					
Integral non-linearity ⁵ (Full input signal range)	INL	_	+/- 3	+/- 6	LSB ⁶				
Differential non-linearity ⁵	DNL	—	+/- 0.6	+/- 1	LSB ⁵				
Monotonicity		•	GUARANTEED						
Offset Voltage Internal Ref	V _{OFFSET}	—	+/- 8	+/- 15	mV				
Offset Voltage External Ref	V _{OFFSET}		+/- 8	+/- 15	mV				
Gain Error (transfer gain)	E _{GAIN}		0.995 to 1.005	1.01 to 0.99	—				
ADC Inputs ⁷ (Pin Group 3)									
Input voltage (external reference)	V _{ADIN}	V _{REFL}	—	V _{REFH}	V				
Input voltage (internal reference)	V _{ADIN}	V _{SSA}	—	V _{DDA}	V				
Input leakage	I _{IA}	—	0	+/- 2	μΑ				
V _{REFH} current	I _{VREFH}		0.001	—	μA				
Input injection current ⁸ , per pin	I _{ADI}		—	3	mA				
Input capacitance	C _{ADI}	—	See Figure 31	—	pF				

Package Mechanical Outline Drawings

10 Package Mechanical Outline Drawings

To ensure you have the latest version of a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number (shown in the following sections for each package).

10.1 44-pin LQFP



10.2 48-pin LQFP



NOT	TES:						
1.	 DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994. 						
2.	CONTROLLING DIMENSION: MILLIMETER.						
3.	 DATUM PLANE AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 						
4.	DATUMS T, U, AND Z T	O BE DETERN	INED AT DAT	UM PLANE AB.			
∕₅.∖	DIMENSIONS TO BE DET	ERMINED AT S	SEATING PLAN	NE AC.			
6.	DIMENSIONS DO NOT INC PROTRUSION IS 0.250 F MOLD MISMATCH AND A	CLUDE MOLD PER SIDE, DIN RE DETERMIN	PROTRUSION. MENSIONS DO NED AT DATUI	ALLOWABLE INCLUDE M PLANE AB.			
<u>/</u> .	THIS DIMENSION DOES N SHALL NOT CAUSE THE	IOT INCLUDE LEAD WIDTH	DAMBAR PRO TO EXCEED	TRUSION. DAMBAR 0.350.	PROTRUSION		
8.	MINIMUM SOLDER PLATE	THICKNESS	SHALL BE 0.0	0076.			
9. EXACT SHAPE OF EACH CORNER IS OPTIONAL.							
© FREE	SCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	OT TO SCALE		
TITLE:			DOCUMENT NO	: 98ASH00962A	REV: G		
LQFP, 48 LEAD, 0.50 PITCH (7 0 X 7 0 X 1 4)		CASE NUMBER	14 APR 2005				
(7.0 x 7.0 x 1.4)		STANDARD: JEDEC MS-026-BBC					

Figure 33. 56F8246 and 56F8256 48-Pin LQFP Mechanical Information

10.3 64-pin LQFP



Package Mechanical Outline Drawings



How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC56F825X Rev. 3 04/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale, the Freescale logo, and CodeWarrior are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Processor Expert is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2011. All rights reserved.

