

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"


| Product Status Core Processor Core Size | Active AVR 8-Bit |
|---|--|
| Core Processor | AVR |
| | |
| Core Size | 8-Bit |
| | |
| Speed | 16MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 8KB (4K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atmega8535-16aur |



Pin Configurations

Figure 1. Pinout ATmega8535





NOTE: MLF Bottom pad should be soldered to ground.

Disclaimer


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility

The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 45 for details.
- The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART Compatibility" on page 146 for details.

Pin Descriptions

V_{CC} Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when

a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega8535 as listed

on page 60.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D (PD7..PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each

bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8535 as listed

on page 64.

RESET Reset input. A low level on this pin for longer than the minimum pulse length will gener-

ate a reset, even if the clock is not running. The minimum pulse length is given in Table

15 on page 37. Shorter pulses are not guaranteed to generate a reset.

XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting Oscillator amplifier.

AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally

connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be con-

nected to V_{CC} through a low-pass filter.

AREF is the analog reference pin for the A/D Converter.





Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.





Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page | |
|---|------------------------|------------|-------------------------|---------------------------------------|-------------------|---|--------------|---------------|----------------|-------------------|--|
| 0x3F (0x5F) | SREG | I | Т | Н | S | V | N | Z | С | 10 | |
| 0x3E (0x5E) | SPH | - | - | - | - | - | - | SP9 | SP8 | 12 | |
| 0x3D (0x5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 12 | |
| 0x3C (0x5C) | OCR0 | | • | Tir | mer/Counter0 Ou | tput Compare Re | gister | T | 1 | 85 | |
| 0x3B (0x5B) | GICR | INT1 | INT0 | INT2 | - | - | - | IVSEL | IVCE | 49, 69 | |
| 0x3A (0x5A) | GIFR | INTF1 | INTF0 | INTF2 | - | - | - | - | - | 70 | |
| 0x39 (0x59) | TIMSK | OCIE2 | TOIE2 | TICIE1 | OCIE1A | OCIE1B | TOIE1 | OCIE0 | TOIE0 | 85, 115, 133 | |
| 0x38 (0x58) | TIFR | OCF2 | TOV2 | ICF1 | OCF1A | OCF1B | TOV1 | OCF0 | TOV0 | 86, 116, 134 | |
| 0x37 (0x57) | SPMCR | SPMIE | RWWSB | - | RWWSRE | BLBSET | PGWRT | PGERS | SPMEN | 228 | |
| 0x36 (0x56) | TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE | 181 | |
| 0x35 (0x55) 0x34 (0x54) | MCUCR | SM2 | SE ISC2 | SM1 | SM0 | ISC11 | ISC10 | ISC01 | ISC00 | 32, 68 | |
| 0x34 (0x54) 0x33 (0x53) | MCUCSR TCCR0 | FOC0 | WGM00 | COM01 | COM00 | WDRF WGM01 | BORF CS02 | EXTRF CS01 | PORF CS00 | 40, 69 83 | |
| 0x32 (0x52) | TCNT0 | 1000 | Walvioo | COMOT | | inter0 (8 Bits) | 0302 | 0301 | 0300 | 85 | |
| 0x31 (0x51) | OSCCAL | | | | | ibration Register | | | | 30 | |
| 0x30 (0x50) | SFIOR | ADTS2 | ADTS1 | ADTS0 | - | ACME | PUD | PSR2 | PSR10 | 59,88,135,203,223 | |
| 0x2F (0x4F) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | FOC1A | FOC1B | WGM11 | WGM10 | 110 | |
| 0x2E (0x4E) | TCCR1B | ICNC1 | ICES1 | _ | WGM13 | WGM12 | CS12 | CS11 | CS10 | 113 | |
| 0x2D (0x4D) | TCNT1H | | • | Time | er/Counter1 – Co | | gh Byte | | • | 114 | |
| 0x2C (0x4C) | TCNT1L | | | Tim | er/Counter1 – Co | unter Register Lo | w Byte | | | 114 | |
| 0x2B (0x4B) | OCR1AH | | | | unter1 – Output C | | • | | | 114 | |
| 0x2A (0x4A) | OCR1AL | | | Timer/Co | unter1 – Output 0 | Compare Register | A Low Byte | | | 114 | |
| 0x29 (0x49) | OCR1BH | | | Timer/Co | unter1 – Output C | Compare Register | B High Byte | | | 114 | |
| 0x28 (0x48) | OCR1BL | | | Timer/Co | unter1 – Output 0 | Compare Register | r B Low Byte | | | 114 | |
| 0x27 (0x47) | ICR1H | | | Timer/0 | Counter1 – Input | Capture Register | High Byte | | | 114 | |
| 0x26 (0x46) | ICR1L | | | Timer/ | Counter1 – Input | Capture Register | Low Byte | | | 114 | |
| 0x25 (0x45) | TCCR2 | FOC2 | WGM20 | COM21 | COM20 | WGM21 | CS22 | CS21 | CS20 | 128 | |
| 0x24 (0x44) | TCNT2 | | Timer/Counter2 (8 Bits) | | | | 130 | | | | |
| 0x23 (0x43) | OCR2 | | | Tiı | mer/Counter2 Ou | | ĭ | 1 | 1 | 131 | |
| 0x22 (0x42) | ASSR | - | - | - | | AS2 | TCN2UB | OCR2UB | TCR2UB | 131 | |
| 0x21 (0x41) | WDTCR | - | - | _ | WDCE | WDE | WDP2 | WDP1 | WDP0 | 42 | |
| 0x20 ⁽¹⁾ (0x40) ⁽¹⁾ | UBRRH | URSEL | - | UPM1 | UPM0 | LIODO | | R[11:8] | LIOPOL | 169 167 | |
| 0x1F (0x3F) | EEARH | URSEL - | UMSEL - | — — — — — — — — — — — — — — — — — — — | UPIVIU | USBS | UCSZ1 | UCSZ0 | UCPOL EEAR8 | 19 | |
| 0x1E (0x3E) | EEARL | _ | | | EEPROM Addres | s Register Low B | • | _ | LLANO | 19 | |
| 0x1D (0x3D) | EEDR | | | | | Data Register | yte | | | 19 | |
| 0x1C (0x3C) | EECR | _ | _ | _ | - | EERIE | EEMWE | EEWE | EERE | 19 | |
| 0x1B (0x3B) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 66 | |
| 0x1A (0x3A) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | 66 | |
| 0x19 (0x39) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | 66 | |
| 0x18 (0x38) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 66 | |
| 0x17 (0x37) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 66 | |
| 0x16 (0x36) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 67 | |
| 0x15 (0x35) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 67 | |
| 0x14 (0x34) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 67 | |
| 0x13 (0x33) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 67 | |
| 0x12 (0x32) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 67 | |
| 0x11 (0x31) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 67 | |
| 0x10 (0x30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 67 | |
| 0x0F (0x2F) | SPDR | OPIE | WCC. | | | ta Register | | | OPIOV | 143 | |
| 0x0E (0x2E) | SPSR | SPIF | WCOL | - | - MCTD | - | - CPUA | - | SPI2X | 143 | |
| 0x0D (0x2D) 0x0C (0x2C) | SPCR | SPIE | SPE | DORD | MSTR USART I/O | CPOL Data Register | CPHA | SPR1 | SPR0 | 141 | |
| 0x0C (0x2C) 0x0B (0x2B) | UDR UCSRA | RXC | TXC | UDRE | FE USART I/O | Data Register DOR | PE | U2X | MPCM | 164 165 | |
| 0x0B (0x2B) 0x0A (0x2A) | UCSRB | RXCIE | TXCIE | UDRIE | RXEN | TXEN | UCSZ2 | RXB8 | TXB8 | 166 | |
| 0x0A (0x2A) 0x09 (0x29) | UBRRL | INVIE | IAUE | li . | | te Register Low E | | HAD0 | 1700 | 169 | |
| 0x08 (0x28) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | 203 | |
| | ADMUX | REFS1 | REFS0 | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | 219 | |
| ()x()7 (0x27) | | | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 221 | |
| 0x07 (0x27) 0x06 (0x26) | | ADEN | | | | | | | | | |
| 0x06 (0x26) | ADCSRA | ADEN | • | | ADC Data Re | ADC Data Register High Byte ADC Data Register Low Byte | | | | | |
| ` ' | | ADEN | | | | | | | | 222 222 | |
| 0x06 (0x26) 0x05 (0x25) | ADCSRA ADCH | ADEN | | T | | egister Low Byte | ister | | | | |
| 0x06 (0x26) 0x05 (0x25) 0x04 (0x24) | ADCSRA ADCH ADCL | TWA6 | TWA5 | TWA4 | ADC Data Re | egister Low Byte | ister TWA1 | TWA0 | TWGCE | 222 | |

Register Summary (Continued)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|------|--|-------|-------|-------|-------|-------|-------|-------|------|
| 0x00 (0x20) | TWBR | TWBR Two-wire Serial Interface Bit Rate Register | | | | | 181 | | | |

Notes:

- 1. Refer to the USART description for details on how to access UBRRH and UCSRC.
- 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|----------------|------------------|--|---|------------|---------|
| ARITHMETIC AND | LOGIC INSTRUCTIO | NS | • | <u> </u> | · · |
| ADD | Rd, Rr | Add two Registers | Rd ← Rd + Rr | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | Rd ← Rd - Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | Rd ← Rd - K | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | Rd ← Rd - Rr - C | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | Rd ← Rd - K - C | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | Rd ← Rd • Rr | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | Rd ← Rd • K | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | Rd ← Rd v Rr | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | Rd ← Rd v K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow 0xFF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← 0x00 − Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | Rd ← Rd v K | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | Rd ← Rd • (0xFF - K) | Z,N,V | 1 |
| INC | Rd | Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | Rd ← Rd – 1 | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | Rd ← Rd • Rd | Z,N,V | 1 |
| CLR | Rd | Clear Register | Rd ← Rd ⊕ Rd | Z,N,V | 1 |
| SER | Rd | Set Register | Rd ← 0xFF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | R1:R0 ← Rd x Rr | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | R1:R0 ← Rd x Rr | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | R1:R0 ← Rd x Rr | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| BRANCH INSTRUC | | | · · · · · · · · · · · · · · · · · · · | | • |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | | Indirect Jump to (Z) | PC ← Z | None | 2 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | 1 | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC ← PC + 2 or 3 | None | 1/2/3 |
| СР | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if (Rr(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0)$ PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if (P(b)=1) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC←PC+k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then PC←PC+k + 1 | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if (Z = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | if (N = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if (H = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if (T = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if (T = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if (V = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if (V = 0) then PC ← PC + k + 1 | None | 1/2 |
| | k | Branch if Interrupt Enabled | if (I = 1) then PC ← PC + k + 1 | None | 1/2 |
| | I IN | Dianollii liitellupt Eliabieu | 11 (1 − 1) 01011 FU ← FU + K + 1 | LINOUE | 1/4 |
| BRIE BRID | k | Branch if Interrupt Disabled | if (I = 0) then PC ← PC + k + 1 | None | 1/2 |

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|------------------|------------------|--|---|--------------|----------|
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | Rd+1:Rd ← Rr+1:Rr | None | 1 |
| LDI | Rd, K | Load Immediate | Rd ← K | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X - 1$, Rd $\leftarrow (X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$ | None | 2 |
| LDD | Rd,Y+q | Load Indirect with Displacement | $Rd \leftarrow (Y + q)$ | None | 2 |
| LD | Rd, Z | Load Indirect | $Rd \leftarrow (Z)$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | Rd ← (k) | None | 2 |
| ST | X, Rr | Store Indirect | (X) ← Rr | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow Rr, X \leftarrow X + 1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X - 1, (X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | - Y, Rr | Store Indirect and Pre-Dec. | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ | None | 2 |
| STD | Y+q,Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| | Z, Rr | Store Indirect | (Z) ← Rr | None | † |
| ST ST | Z+, Rr -Z, Rr | Store Indirect and Post-Inc. Store Indirect and Pre-Dec. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ | None | 2 |
| STD | Z+q,Rr | Store Indirect with Displacement | $Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ | None None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(k) \leftarrow Rr$ | None | 2 |
| LPM | K, NI | Load Program Memory | $R0 \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $Rd \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 3 |
| SPM | riu, Z+ | Store Program Memory | (Z) ← R1:R0 | None | - |
| IN | Rd, P | In Port | Rd ← P | None | 1 |
| OUT | P, Rr | Out Port | P ← Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK ← Rr | None | 2 |
| POP | Rd | Pop Register from Stack | Rd ← STACK | None | 2 |
| BIT AND BIT-TEST | INSTRUCTIONS | | | | |
| SBI | P,b | Set Bit in I/O Register | I/O(P,b) ← 1 | None | 2 |
| CBI | P,b | Clear Bit in I/O Register | I/O(P,b) ← 0 | None | 2 |
| LSL | Rd | Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $Rd(n) \leftarrow Rd(n+1), n=06$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | Rd(30)←Rd(74),Rd(74)←Rd(30) | None | 1 |
| BSET | s | Flag Set | SREG(s) ← 1 | SREG(s) | 1 |
| BCLR | S | Flag Clear | SREG(s) ← 0 | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | $T \leftarrow Rr(b)$ | Т | 1 |
| BLD | Rd, b | Bit load from T to Register | $Rd(b) \leftarrow T$ | None | 1 |
| SEC | - | Set Carry | C ← 1 | С | 1 |
| CLC | | Clear Carry | C ← 0 | С | 1 |
| SEN | 1 | Set Negative Flag | N ← 1 | N | 1 |
| CLN | 1 | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | ļ | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | 1 | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | 1 | Global Interrupt Enable | 1←1 | 1 | 1 |
| CLI | 1 | Global Interrupt Disable | 1←0 | ı | 1 |
| SES | 1 | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S | 1 |
| SEV | 1 | Set Twos Complement Overflow. | V ← 1 | V | 1 |
| CLV | | Clear Twos Complement Overflow | V ← 0 | V | 1 |
| SET | 1 | Set T in SREG | T ← 1 | T | 1 |
| CLT | 1 | Clear T in SREG | T ← 0 | T | 1 |
| SEH | 1 | Set Half Carry Flag in SREG | H ← 1 | H | 1 |
| CLH | TDUOTIONO | Clear Half Carry Flag in SREG | H ← 0 | Н | 1 |
| MCU CONTROL INS | INUCTIONS | Lu o ii | T | T | |
| NOP | | No Operation | | None | 1 |





| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|-----------|----------|----------------|--|-------|---------|
| SLEEP | | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR | | Watchdog Reset | (see specific descr. for WDR/Timer) | None | 1 |
| BREAK | | Break | For On-chip Debug Only | None | N/A |

Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package ⁽¹⁾ | Operation Range |
|-------------|--------------|--------------------------------|------------------------|-----------------|
| | | ATmega8535L-8AC | 44A | |
| | | ATmega8535L-8PC | 40P6 | Commercial |
| | | ATmega8535L-8JC | 44J | (0°C to 70°C) |
| | | ATmega8535L-8MC | 44M1 | |
| | | ATmega8535L-8AI | 44A | |
| 8 | 2.7 - 5.5V | ATmega8535L-8PI | 40P6 | |
| O | Z.7 - 3.5 V | ATmega8535L-8JI | 44J | |
| | | ATmega8535L-8MI | 44M1 | Industrial |
| | | ATmega8535L-8AU ⁽²⁾ | 44A | (-40°C to 85°C) |
| | | ATmega8535L-8PU ⁽²⁾ | 40P6 | |
| | | ATmega8535L-8JU ⁽²⁾ | 44J | |
| | | ATmega8535L-8MU ⁽²⁾ | 44M1 | |
| | | ATmega8535-16AC | 44A | |
| | | ATmega8535-16PC | 40P6 | Commercial |
| | | ATmega8535-16JC | 44J | (0°C to 70°C) |
| | | ATmega8535-16MC | 44M1 | |
| | | ATmega8535-16AI | 44A | |
| 16 | 4.5 - 5.5V | ATmega8535-16PI | 40P6 | |
| 16 | 4.5 - 5.5 v | ATmega8535-16JI | 44J | |
| | | ATmega8535-16MI | 44M1 | Industrial |
| | | ATmega8535-16AU ⁽²⁾ | 44A | (-40°C to 85°C) |
| | | ATmega8535-16PU ⁽²⁾ | 40P6 | |
| | | ATmega8535-16JU ⁽²⁾ | 44J | |
| | | ATmega8535-16MU ⁽²⁾ | 44M1 | |

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities..
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


| | Package Type | | | | |
|-------------|---|--|--|--|--|
| 44 A | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) | | | | |
| 40P6 | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | | |
| 44J | 44-lead, Plastic J-leaded Chip Carrier (PLCC) | | | | |
| 44M1-A | 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | | |





Packaging Information

44A



COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-------|----------|-------|--------|
| Α | _ | _ | 1.20 | |
| A1 | 0.05 | _ | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 11.75 | 12.00 | 12.25 | |
| D1 | 9.90 | 10.00 | 10.10 | Note 2 |
| Е | 11.75 | 12.00 | 12.25 | |
| E1 | 9.90 | 10.00 | 10.10 | Note 2 |
| В | 0.30 | _ | 0.45 | |
| С | 0.09 | _ | 0.20 | |
| L | 0.45 | _ | 0.75 | |
| е | | 0.80 TYP | | |

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.


10/5/2001


| 4mei | 2325 Orchard | Parkway |
|------|------------------------------|---------|
| | 2325 Orchard San Jose, CA | 95131 |


| 44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, |
|--|
| 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) |

| DRAWING NO. | REV. |
|-------------|------|
| 44A | В |

40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-----|--------|--------|
| А | _ | _ | 4.826 | |
| A1 | 0.381 | _ | _ | |
| D | 52.070 | _ | 52.578 | Note 2 |
| Е | 15.240 | _ | 15.875 | |
| E1 | 13.462 | _ | 13.970 | Note 2 |
| В | 0.356 | _ | 0.559 | |
| B1 | 1.041 | _ | 1.651 | |
| L | 3.048 | _ | 3.556 | |
| С | 0.203 | _ | 0.381 | |
| eB | 15.494 | _ | 17.526 | |
| е | 2.540 TYP | | | |

09/28/01


| 1 | _ | | | |
|-----|-------|---|----|---|
| 1 | A | | | |
| 1.4 | | Ш | | |
| IÆ | oxdot | ш | | |
| | | | (6 | • |

2325 Orchard Parkway San Jose, CA 95131 TITLE
40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO. REV. 40P6 B



44J



44M1-A







Errata

The revision letter refer to the device revision.

ATmega8535 Rev. A and B

- First Analog Comparator conversion may be delayed
- Asynchronous Oscillator does not stop in Power-down

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Asynchronous Oscillator does not stop in Power-down

The asynchronous oscillator does not stop when entering Power-down mode. This leads to higher power consumption than expected.

Problem Fix/Workaround

Manually disable the asynchronous timer before entering Power-down.

Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2502J- 08/06 to Rev. 2502K- 10/06

- 1. Updated TOP/BOTTOM description for all Timer/Counters Fast PWM mode.
- 2. Updated "Errata" on page 18.

Changes from Rev. 2502I- 06/06 to Rev. 2502J- 08/06

1. Updated "Ordering Information" on page 13.

Changes from Rev. 2502H- 04/06 to Rev. 2502I- 06/06

1. Updated code example "USART Initialization" on page 150.

Changes from Rev. 2502G- 04/05 to Rev. 2502H- 04/06

- 1. Added "Resources" on page 6.
- 2. Updated Table 7 on page 29, Table 17 on page 42 and Table 111 on page 258.
- 3. Updated "Serial Peripheral Interface SPI" on page 136.
- 4. Updated note in "Bit Rate Generator Unit" on page 180.

Changes from Rev. 2502F- 06/04 to Rev. 2502G- 04/05

- 1. Removed "Preliminary" and TBD's.
- 2. Updated Table 37 on page 69 and Table 113 on page 261.
- 3. Updated "Electrical Characteristics" on page 255.
- 4. Updated "Ordering Information" on page 13.

Changes from Rev. 2502E-12/03 to Rev. 2502G-06/04

1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".

Changes from Rev. 2502E-12/03 to Rev. 2502F-06/04

- 1. Updated "Reset Characteristics" on page 37.
- 2. Updated SPH in "Stack Pointer" on page 12.
- 3. Updated C code in "USART Initialization" on page 150.
- 4. Updated "Errata" on page 18.

Changes from Rev. 2502D-09/03 to Rev. 2502E-12/03

- 1. Updated "Calibrated Internal RC Oscillator" on page 29.
- 2. Added section "Errata" on page 18.





Changes from Rev. 2502C-04/03 to Rev. 2502D-09/03

- 1. Removed "Advance Information" and some TBD's from the datasheet.
- 2. Added note to "Pinout ATmega8535" on page 2.
- 3. Updated "Reset Characteristics" on page 37.
- 4. Updated "Absolute Maximum Ratings" and "DC Characteristics" in "Electrical Characteristics" on page 255.
- 5. Updated Table 111 on page 258.
- 6. Updated "ADC Characteristics" on page 263.
- 7. Updated "ATmega8535 Typical Characteristics" on page 266.
- 8. Removed CALL and JMP instructions from code examples and "Instruction Set Summary" on page 10.

Changes from Rev. 2502B-09/02 to Rev. 2502C-04/03

- 1. Updated "Packaging Information" on page 14.
- 2. Updated Figure 1 on page 2, Figure 84 on page 179, Figure 85 on page 185, Figure 87 on page 191, Figure 98 on page 207.
- 3. Added the section "EEPROM Write During Power-down Sleep Mode" on page 22.
- 4. Removed the references to the application notes "Multi-purpose Oscillator" and "32 kHz Crystal Oscillator", which do not exist.
- 5. Updated code examples on page 44.
- 6. Removed ADHSM bit.
- 7. Renamed Port D pin ICP to ICP1. See "Alternate Functions of Port D" on page 64.
- 8. Added information about PWM symmetry for Timer 0 on page 79 and Timer 2 on page 126.
- 9. Updated Table 68 on page 169, Table 75 on page 190, Table 76 on page 193, Table 77 on page 196, Table 108 on page 253, Table 113 on page 261.
- 10. Updated description on "Bit 5 TWSTA: TWI START Condition Bit" on page 182.
- 11. Updated the description in "Filling the Temporary Buffer (Page Loading)" and "Performing a Page Write" on page 231.
- 12. Removed the section description in "SPI Serial Programming Characteristics" on page 254.
- 13. Updated "Electrical Characteristics" on page 255.

- 14. Updated "ADC Characteristics" on page 263.
- 14. Updated "Register Summary" on page 8.
- 15. Various Timer 1 corrections.
- 16. Added WD_FUSE period in Table 108 on page 253.

Changes from Rev. 2502A-06/02 to Rev. 2502B-09/02

1. Canged the Endurance on the Flash to 10,000 Write/Erase Cycles.

