

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1301t038f0016aaxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-05
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2014 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



- Subset of 32-bit Thumb2 instruction set
- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- MATH Co-processor (MATH), consists of a CORDIC unit for trigonometric calculation and a division unit

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

Communication Peripherals

 Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces

Analog Frontend Peripherals

- A/D Converters, up to 12 channels, includes 2 sample and hold stages and a fast 12bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

Industrial Control Peripherals

- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Capture/Compare Units 8 (CCU8) for motor control and power conversion
- Position Interfaces (POSIF) for hall and quadrature encoders and motor positioning
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times



Input/Output Lines

- Tri-stated in input mode
- · Push/pull or open drain output mode
- · Configurable pad hysteresis

On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- · <DDD> the derivatives function set
- <Z> the package variant
 - T: TSSOP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1300 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1300 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1300 is used for all derivatives throughout this document.

1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1300 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1301-T016F0008	PG-TSSOP-16-8	8	16
XMC1301-T016F0016	PG-TSSOP-16-8	16	16
XMC1301-T016X0008	PG-TSSOP-16-8	8	16
XMC1301-T016X0016	PG-TSSOP-16-8	16	16



Table 2 Features of XMC1300 Device Types¹⁾

Derivative	ADC channel	ACMP	BCCU	MATH
XMC1301-T016	11	2	-	-
XMC1302-T016	11	2	1	1
XMC1301-T038	16	3	-	-
XMC1302-T038	16	3	1	1
XMC1301-Q024	13	3	-	-
XMC1302-Q024	13	3	1	1
XMC1301-Q040	16	3	-	-
XMC1302-Q040	16	3	1	1

¹⁾ Features that are not included in this table are available in all the derivatives

Table 3 ADC Channels 1)

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	CH0CH4
PG-TSSOP-28	CH0CH7	CH0 CH4, CH7
PG-TSSOP-38	CH0CH7	CH0CH7
PG-VQFN-24	CH0CH7	CH0CH4
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location: $1000~0F00_H~(MSB)$ - $1000~0F1B_H~(LSB)$. The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.



Table 4 XMC1300 Chip Identification Number

Derivative	Value	Marking
XMC1301-T016F0008	00013032 01CF00FF 00001FF7 0000100F 00000B00 00001000 00003000 101ED083 _H	AA
XMC1301-T016F0016	00013032 01CF00FF 00001FF7 0000100F 00000B00 00001000 00005000 101ED083 _H	AA
XMC1301-T016X0008	00013033 01CF00FF 00001FF7 0000100F 00000B00 00001000 00003000 101ED083 _H	AA
XMC1301-T016X0016	00013033 01CF00FF 00001FF7 0000100F 00000B00 00001000 00005000 101ED083 _H	AA
XMC1302-T016X0008	00013033 01FF00FF 00001FF7 0000900F 00000B00 00001000 00003000 101ED083 _H	AA
XMC1302-T016X0016	00013033 01FF00FF 00001FF7 0000900F 00000B00 00001000 00005000 101ED083 _H	AA
XMC1302-T016X0032	00013033 01FF00FF 00001FF7 0000900F 00000B00 00001000 00009000 101ED083 _H	AA
XMC1301-T038F0008	00013012 01CF00FF 00001FF7 0000100F 00000B00 00001000 00003000 101ED083 _H	AA
XMC1301-T038F0016	00013012 01CF00FF 00001FF7 0000100F 00000B00 00001000 00005000 101ED083 _H	AA
XMC1301-T038F0032	00013012 01CF00FF 00001FF7 0000100F 00000B00 00001000 00009000 101ED083 _H	AA
XMC1302-T038X0016	00013013 01FF00FF 00001FF7 0000900F 00000B00 00001000 00005000 101ED083 _H	AA
XMC1302-T038X0032	00013013 01FF00FF 00001FF7 0000900F 00000B00 00001000 00009000 101ED083 _H	AA
XMC1302-T038X0064	00013013 01FF00FF 00001FF7 0000900F 00000B00 00001000 00011000 101ED083 _H	AA
XMC1302-T038X0128	00013013 01FF00FF 00001FF7 0000900F 00000B00 00001000 00021000 101ED083 _H	AA
XMC1302-T038X0200	00013013 01FF00FF 00001FF7 0000900F 00000B00 00001000 00033000 101ED083 _H	AA
XMC1301-Q024F0008	00013062 01CF00FF 00001FF7 0000100F 00000B00 00001000 00003000 101ED083 _H	AA
XMC1301-Q024F0016	00013062 01CF00FF 00001FF7 0000100F 00000B00 00001000 00005000 101ED083 _H	AA






Figure 3 XMC1300 Logic Symbol for VQFN-24 and VQFN-40



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1300 PG-TSSOP-38 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information






Figure 5 XMC1300 PG-TSSOP-16 Pin Configuration (top view)




Figure 6 XMC1300 PG-VQFN-24 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information



Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.13	38	32	22	-	STD_INOUT	
P0.14	39	33	23	13	STD_INOUT	
P0.15	40	34	24	14	STD_INOUT	
P1.0	22	16	14	-	High Current	
P1.1	21	15	13	-	High Current	
P1.2	20	14	12	-	High Current	
P1.3	19	13	11	-	High Current	
P1.4	18	12	-	-	High Current	
P1.5	17	11	-	-	High Current	
P1.6	16	-	-	-	STD_INOUT	
P2.0	1	35	1	15	STD_INOUT/AN	
P2.1	2	36	2	-	STD_INOUT/AN	
P2.2	3	37	3	-	STD_IN/AN	
P2.3	4	38	-	-	STD_IN/AN	
P2.4	5	1	-	-	STD_IN/AN	
P2.5	6	2	-	-	STD_IN/AN	
P2.6	7	3	4	16	STD_IN/AN	
P2.7	8	4	5	1	STD_IN/AN	
P2.8	9	5	5	1	STD_IN/AN	
P2.9	10	6	6	2	STD_IN/AN	
P2.10	11	7	7	3	STD_INOUT/AN	
P2.11	12	8	8	4	STD_INOUT/AN	
VSS	13	9	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage. VDD has to be supplied with the same voltage as VDDP



2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

Table 7 Port I/O Function Description

Function		Outputs				
	ALT1	ALTn	HWO0	HWI0	Input	Input
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA	
Pn.y	MODA.OUT				MODA.INA	MODC.INB

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

Function					Outputs										Inp	outs					
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0		ERU0. GOUT0	CCU40. OUT0	CCU80. OUT00	USICO_CHO .SELOO	USIC0_CH1 .SELO0					BCCU0. TRAPINB	CCU40. INOC			USIC0_CH0 .DX2A	USIC0_CH1 .DX2A				
P0.1	ERU0. PDOUT1		ERU0. GOUT1	CCU40. OUT1	CCU80. OUT01	BCCU0. OUT8	SCU. VDROP						CCU40. IN1C								
P0.2	ERU0. PDOUT2		ERU0. GOUT2	CCU40. OUT2	CCU80. OUT02	VADC0. EMUX02	CCU80. OUT10						CCU40. IN2C								
P0.3	ERU0. PDOUT3		ERU0. GOUT3	CCU40. OUT3	CCU80. OUT03	VADC0. EMUX01	CCU80. OUT11						CCU40. IN3C								
P0.4	BCCU0. OUT0			CCU40. OUT1	CCU80. OUT13	VADC0. EMUX00	WWDT. SERVICE_ OUT						CCU80. INOB								
P0.5	BCCU0. OUT1			CCU40. OUT0	CCU80. OUT12	ACMP2. OUT	CCU80. OUT01						CCU80. IN1B								
P0.6	BCCU0. OUT2			CCU40. OUT0	CCU80. OUT11	USICO_CH1 .MCLKOUT	USICO_CH1 .DOUT0						CCU40. INOB			USICO_CH1 .DX0C					
P0.7	BCCU0. OUT3			CCU40. OUT1	CCU80. OUT10	USICO_CHO .SCLKOUT	USICO_CH1 .DOUT0						CCU40. IN1B			USICO_CHO .DX1C	USICO_CH1 .DX0D	USIC0_CH1 .DX1C			
P0.8	BCCU0. OUT4			CCU40. OUT2	CCU80. OUT20	USICO_CHO .SCLKOUT	USICO_CH1 .SCLKOUT						CCU40. IN2B			USICO_CHO .DX1B	USIC0_CH1 .DX1B				
P0.9	BCCU0. OUT5			CCU40. OUT3	CCU80. OUT21	USICO_CHO .SELOO	USIC0_CH1 .SELO0						CCU40. IN3B			USIC0_CH0 .DX2B	USIC0_CH1 .DX2B				
P0.10	BCCU0. OUT6			ACMP0. OUT	CCU80. OUT22	USIC0_CH0 .SELO1	USIC0_CH1 .SELO1						CCU80. IN2B			USIC0_CH0 .DX2C	USIC0_CH1 .DX2C				
P0.11	BCCU0. OUT7			USICO_CHO .MCLKOUT	CCU80. OUT23	USIC0_CH0 .SELO2	USIC0_CH1 .SELO2									USICO_CHO .DX2D	USIC0_CH1 .DX2D				
P0.12	BCCU0. OUT6				CCU80. OUT33	USIC0_CH0 .SELO3	CCU80. OUT20					BCCU0. TRAPINA	CCU40. INOA	CCU40. IN1A	CCU40. IN2A	CCU40. IN3A	CCU80. INOA	CCU80. IN1A	CCU80. IN2A	CCU80. IN3A	USICO_CHO
P0.13	WWDT. SERVICE_ OUT				CCU80. OUT32	USICO_CHO .SELO4	CCU80. OUT21						CCU80. IN3B	POSIFO. INOB		USIC0_CH0 .DX2F					
P0.14	BCCU0. OUT7				CCU80. OUT31	USICO_CHO .DOUTO	USICO_CHO .SCLKOUT							POSIF0. IN1B		USICO_CH0 .DX0A	USIC0_CH0 .DX1A				
P0.15	BCCU0. OUT8				CCU80. OUT30	USICO_CHO .DOUTO	USICO_CH1 .MCLKOUT							POSIF0. IN2B		USICO_CHO .DX0B					
P1.0	BCCU0. OUT0	CCU40. OUT0			CCU80. OUT00	ACMP1. OUT	USICO_CHO .DOUTO		USICO_CH0 .DOUT0		USICO_CHO .HWINO			POSIF0. IN2A		USICO_CHO .DX0C					
P1.1	VADC0. EMUX00	CCU40. OUT1			CCU80. OUT01	USICO_CHO .DOUTO	USIC0_CH1 .SELO0		USIC0_CH0 .DOUT1		USICO_CHO .HWIN1			POSIF0. IN1A		USICO_CHO .DX0D	USICO_CH0 .DX1D	USIC0_CH1 .DX2E			
P1.2	VADC0. EMUX01	CCU40. OUT2			CCU80. OUT10	ACMP2. OUT	USICO_CH1 .DOUT0		USIC0_CH0 .DOUT2		USIC0_CH0 .HWIN2			POSIFO. INOA		USIC0_CH1 .DX0B					
P1.3	VADC0. EMUX02	CCU40. OUT3			CCU80. OUT11	USIC0_CH1 .SCLKOUT	USICO_CH1 .DOUT0		USICO_CHO .DOUT3		USIC0_CH0 .HWIN3					USIC0_CH1 .DX0A	USIC0_CH1 .DX1A				
P1.4	VADC0. EMUX10	USIC0_CH1			CCU80. OUT20	USICO_CH0 .SELO0	USIC0_CH1 .SELO1									USICO_CHO .DX5E	USIC0_CH1 .DX5E				
P1.5	VADC0. EMUX11	USICO_CHO		BCCU0. OUT1	CCU80. OUT21	USIC0_CH0	USIC0_CH1									USIC0_CH1					



3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1300.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1300 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1300 and must be regarded for a system design.

SR

Such parameters indicate \mathbf{S} ystem Requirements, which must be provided by the application system in which the XMC1300 is designed in.



3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1300.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbo	ol	Limit	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	V_{OLP}	СС	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			-	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	V_{OLP1}	CC	-	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I _{OL} = 10 mA (5 V)
			_	0.4	V	$I_{OL} = 5 \text{ mA } (3.3 \text{ V})$
Output high voltage on port pins	V_{OHP}	CC	V _{DDP} - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			V _{DDP} - 0.4	-	V	I_{OH} = -4.5 mA (5 V) I_{OH} = -2.5 mA (3.3 V)
Output high voltage on high current pads	V_{OHP1}	CC	V _{DDP} - 0.32	-	V	$I_{\rm OH}$ = -6 mA (5 V)
			V _{DDP} - 1.0	-	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V_{DDP} - 0.4	-	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS}	SR	_	$0.19 \times V_{\text{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	V_{IHPS}	SR	$0.7 imes V_{ m DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	V_{ILPL}	SR	_	$0.08 \times V_{\mathrm{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ³⁾

Subject to Agreement on the Use of Product Information



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Gain settings	$G_{IN}CC$		1		_	GNCTRxz.GAINy = 00 _B (unity gain)
			3		_	GNCTRxz.GAINy = 01 _B (gain g1)
			6		_	GNCTRxz.GAINy = 10 _B (gain g2)
			12		_	GNCTRxz.GAINy = 11 _B (gain g3)
Sample Time	t _{sample} CC	3	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 5.0 V
		3	-	-	f_{ADC}	V_{DDP} = 3.3 V
_		30	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 1.8 V
Sigma delta loop hold time	t _{SD_hold} CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t _{CF} CC		9		f_{ADC}	2)
Conversion time in 12-bit mode	t _{C12} CC		20		f_{ADC}	2)
Maximum sample rate in 12-bit mode ³⁾	$f_{\mathrm{C12}}\mathrm{CC}$	_	-	$f_{\rm ADC}$ / 42.5	_	1 sample pending
		_	-	f _{ADC} / 62.5	_	2 samples pending
Conversion time in 10-bit mode	<i>t</i> _{C10} CC		18		f_{ADC}	2)
Maximum sample rate in 10-bit mode ³⁾	$f_{\mathrm{C10}}\mathrm{CC}$	_	-	f _{ADC} / 40.5	_	1 sample pending
		_	_	f _{ADC} / 58.5		2 samples pending
Conversion time in 8-bit mode	t _{C8} CC		16		f_{ADC}	2)



3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 16 Power Supply Parameters¹⁾

Parameter	Symbol		Value	S	Unit	Note / Test Condition	
		Min.	Typ. ²⁾	Max.			
Active mode current ³⁾	$I_{DDPA}CC$	_	9.2	12	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
		_	4	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Sleep mode current Peripherals clock enabled ⁴⁾	I _{DDPSE} CC	_	6.6	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
Sleep mode current Peripherals clock disabled ⁵⁾	I _{DDPSD} CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Deep Sleep mode current ⁶⁾	$I_{DDPDS}CC$	_	0.24	-	mA		
Wake-up time from Sleep to Active mode ⁷⁾	t _{SSA} CC	_	6	_	cycles		
Wake-up time from Deep Sleep to Active mode ⁸⁾	t _{DSA} CC	_	280	_	μsec		

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at $T_A = +25$ °C and $V_{DDP} = 5$ V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 18 Flash Memory Parameters

Parameter	Symbol		Value	s	Unit	Note /
		Min. Typ.		Max.		Test Condition
Erase Time per page	t _{ERASE} CC	6.8	7.1	7.6	ms	
Program time per block	t _{PSER} CC	102	152	204	μS	
Wake-Up time	t _{WU} CC	-	32.2	-	μS	
Read time per word	t _a CC	_	50	_	ns	
Data Retention Time	t _{RET} CC	10	_	_	years	Max. 100 erase / program cycles
Flash Wait States 1)	N _{WSFLASH} CC	0	0.5	-		$f_{\rm MCLK} = 8 \rm MHz$
		0	1.4	_		$f_{\rm MCLK}$ = 16 MHz
		1	1.9	_		$f_{\rm MCLK}$ = 32 MHz
Erase Cycles per page	N _{ECYC} CC	_	-	5*10 ⁴	cycles	
Total Erase Cycles	N_{TECYC} CC	-	_	2*10 ⁶	cycles	

¹⁾ Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



3.3.3 Power-Up and Supply Threshold Charcteristics

Table 20 provides the characteristics of the supply threshold in XMC1300.

Table 20 Power-Up and Supply Threshold Parameters (Operating Conditions apply) 1)

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 ⁷	μS	
$V_{ m DDP}$ slew rate	$S_{\mathrm{VDDPOP}}\mathrm{SR}$	0	_	0.1	V/μs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{2)} m SR$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits ³⁾
$\overline{V_{ extsf{DDP}}}$ prewarning voltage	V _{DDPPW} CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 _B
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 _B
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 _B
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	V_{DDPBO} CC	1.55	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t _{SSW} SR	_	320	_	μS	Time to the first user code instruction ⁴⁾

¹⁾ Not all parameters are 100% tested, but are verified by design/characterisation.

A capacitor of at least 100 nF has to be added between V_{DDP} and V_{SSP} to fulfill the requirement as stated for this parameter.



Table 28 USIC IIC Fast Mode Timing 1)

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

²⁾ C_b refers to the total capacitance of one bus line in pF.






Figure 17 USIC IIC Stand and Fast Mode Timing

3.3.7.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode. $\label{eq:using_parameters}$

Note: Operating Conditions apply.

Table 29 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	$2/f_{\rm MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP} < 3 \; V$
Clock HIGH	t ₂ CC	0.35 x	-	-	ns	
		t_{1min}				
Clock Low	t ₃ CC	0.35 x	-	-	ns	
		t_{1min}				
Hold time	t ₄ CC	0	-	-	ns	
Clock rise time	t ₅ CC	-	-	0.15 x	ns	
				t_{1min}		



Package and Reliability




Figure 21 PG-TSSOP-16-8