

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M0  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 32MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, I <sup>2</sup> S, POR, PWM, WDT                            |
| Number of I/O              | 26   |
| Program Memory Size        | 32KB (32K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 16K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V  |
| Data Converters            | A/D 16x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 38-TFSOP (0.173", 4.40mm Width)  |
| Supplier Device Package    | PG-TSSOP-38-9  |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/xmc1301t038f0032aaxuma1 |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## XMC1300 XMC1000 Family

#### **Table of Contents**

| 5 0 | Quality Declaration |  | 63 |
|-----|---------------------|--|----|
|-----|---------------------|--|----|



#### **Summary of Features**

## 1 Summary of Features

The XMC1300 devices are members of the XMC1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1300 series addresses the real-time control needs of motor control, digital power conversion. It also features peripherals for LED Lighting applications.





### **CPU Subsystem**

- CPU Core
  - High Performance 32-bit ARM Cortex-M0 CPU
  - Most of 16-bit Thumb instruction set



#### Summary of Features

- Subset of 32-bit Thumb2 instruction set
- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- MATH Co-processor (MATH), consists of a CORDIC unit for trigonometric calculation and a division unit

#### **On-Chip Memories**

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

#### **Communication Peripherals**

 Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces

### **Analog Frontend Peripherals**

- A/D Converters, up to 12 channels, includes 2 sample and hold stages and a fast 12bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

### **Industrial Control Peripherals**

- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Capture/Compare Units 8 (CCU8) for motor control and power conversion
- · Position Interfaces (POSIF) for hall and quadrature encoders and motor positioning
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

### System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times



#### Summary of Features

### Input/Output Lines

- Tri-stated in input mode
- Push/pull or open drain output mode
- · Configurable pad hysteresis

## **On-Chip Debug Support**

- · Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

## 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1300 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1300 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1300 is used for all derivatives throughout this document.

## 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

| Derivative        | Package       | Flash<br>Kbytes | SRAM<br>Kbytes |
|-------------------|---------------|-----------------|----------------|
| XMC1301-T016F0008 | PG-TSSOP-16-8 | 8               | 16             |
| XMC1301-T016F0016 | PG-TSSOP-16-8 | 16              | 16             |
| XMC1301-T016X0008 | PG-TSSOP-16-8 | 8               | 16             |
| XMC1301-T016X0016 | PG-TSSOP-16-8 | 16              | 16             |

### Table 1 Synopsis of XMC1300 Device Types



#### **General Device Information**

## 2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

| Table 7 | Port I/O | Function | Description |
|---------|----------|----------|-------------|
|         |          |          |             |

| Function |          | Outputs  |          | Inputs   |          |          |  |  |  |
|----------|----------|----------|----------|----------|----------|----------|--|--|--|
|          | ALT1     | ALTn     | HWO0     | HWI0     | Input    | Input    |  |  |  |
| P0.0     |          | MODA.OUT | MODB.OUT | MODB.INA | MODC.INA |          |  |  |  |
| Pn.y     | MODA.OUT |          |          |          | MODA.INA | MODC.INB |  |  |  |

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn\_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

#### Table 8 Port I/O Functions (cont'd)

| Function | n Outputs        |                     |                |                       |                 |                       |                       |      |      |      | Inp  | outs      |                 |                    |          |                    |                    |                    |          |       |       |
|----------|------------------|---------------------|----------------|-----------------------|-----------------|-----------------------|-----------------------|------|------|------|------|-----------|-----------------|--------------------|----------|--------------------|--------------------|--------------------|----------|-------|-------|
|          | ALT1             | ALT2                | ALT3           | ALT4                  | ALT5            | ALT6                  | ALT7                  | HWO0 | HWO1 | HWIO | HWI1 | Input     | Input           | Input              | Input    | Input              | Input              | Input              | Input    | Input | Input |
| P1.6     | VADC0.<br>EMUX12 | USIC0_CH1<br>.DOUT0 |                | USIC0_CH0<br>.SCLKOUT | BCCU0.<br>OUT2  | USIC0_CH0<br>.SELO2   | USIC0_CH1<br>.SELO3   |      |      |      |      |           |                 | USIC0_CH0<br>.DX5F |          |                    |                    |                    |          |       |       |
| P2.0     | ERU0.<br>PDOUT3  | CCU40.<br>OUT0      | ERU0.<br>GOUT3 |                       | CCU80.<br>OUT20 | USIC0_CH0<br>.DOUT0   | USIC0_CH0<br>.SCLKOUT |      |      |      |      |           | VADC0.<br>G0CH5 |                    | ERU0.0B0 | USIC0_CH0<br>.DX0E | USIC0_CH0<br>.DX1E | USIC0_CH1<br>.DX2F |          |       |       |
| P2.1     | ERU0.<br>PDOUT2  | CCU40.<br>OUT1      | ERU0.<br>GOUT2 |                       | CCU80.<br>OUT21 | USIC0_CH0<br>.DOUT0   | USIC0_CH1<br>.SCLKOUT |      |      |      |      | ACMP2.INP | VADC0.<br>G0CH6 |                    | ERU0.1B0 | USIC0_CH0<br>.DX0F | USIC0_CH1<br>.DX3A | USIC0_CH1<br>.DX4A |          |       |       |
| P2.2     |                  |                     |                |                       |                 |                       |                       |      |      |      |      | ACMP2.INN | VADC0.<br>G0CH7 |                    | ERU0.0B1 | USIC0_CH0<br>.DX3A | USIC0_CH0<br>.DX4A | USIC0_CH1<br>.DX5A | ORC0.AIN |       |       |
| P2.3     |                  |                     |                |                       |                 |                       |                       |      |      |      |      |           | VADC0.<br>G1CH5 |                    | ERU0.1B1 | USIC0_CH0<br>.DX5B | USIC0_CH1<br>.DX3C | USIC0_CH1<br>.DX4C | ORC1.AIN |       |       |
| P2.4     |                  |                     |                |                       |                 |                       |                       |      |      |      |      |           | VADC0.<br>G1CH6 |                    | ERU0.0A1 | USIC0_CH0<br>.DX3B | USIC0_CH0<br>.DX4B | USIC0_CH1<br>.DX5B | ORC2.AIN |       |       |
| P2.5     |                  |                     |                |                       |                 |                       |                       |      |      |      |      |           | VADC0.<br>G1CH7 |                    | ERU0.1A1 | USIC0_CH0<br>.DX5D | USIC0_CH1<br>.DX3E | USIC0_CH1<br>.DX4E | ORC3.AIN |       |       |
| P2.6     |                  |                     |                |                       |                 |                       |                       |      |      |      |      | ACMP1.INN | VADC0.<br>G0CH0 |                    | ERU0.2A1 | USIC0_CH0<br>.DX3E | USIC0_CH0<br>.DX4E | USIC0_CH1<br>.DX5D | ORC4.AIN |       |       |
| P2.7     |                  |                     |                |                       |                 |                       |                       |      |      |      |      | ACMP1.INP | VADC0.<br>G1CH1 |                    | ERU0.3A1 | USIC0_CH0<br>.DX5C | USIC0_CH1<br>.DX3D | USIC0_CH1<br>.DX4D | ORC5.AIN |       |       |
| P2.8     |                  |                     |                |                       |                 |                       |                       |      |      |      |      | ACMP0.INN | VADC0.<br>G0CH1 | VADC0.<br>G1CH0    | ERU0.3B1 | USIC0_CH0<br>.DX3D | USIC0_CH0<br>.DX4D | USIC0_CH1<br>.DX5C | ORC6.AIN |       |       |
| P2.9     |                  |                     |                |                       |                 |                       |                       |      |      |      |      | ACMP0.INP | VADC0.<br>G0CH2 | VADC0.<br>G1CH4    | ERU0.3B0 | USIC0_CH0<br>.DX5A | USIC0_CH1<br>.DX3B | USIC0_CH1<br>.DX4B | ORC7.AIN |       |       |
| P2.10    | ERU0.<br>PDOUT1  | CCU40.<br>OUT2      | ERU0.<br>GOUT1 |                       | CCU80.<br>OUT30 | ACMP0.<br>OUT         | USIC0_CH1<br>.DOUT0   |      |      |      |      |           | VADC0.<br>G0CH3 | VADC0.<br>G1CH2    | ERU0.2B0 | USIC0_CH0<br>.DX3C | USIC0_CH0<br>.DX4C | USIC0_CH1<br>.DX0F |          |       |       |
| P2.11    | ERU0.<br>PDOUT0  | CCU40.<br>OUT3      | ERU0.<br>GOUT0 |                       | CCU80.<br>OUT31 | USIC0_CH1<br>.SCLKOUT | USIC0_CH1<br>.DOUT0   |      |      |      |      | ACMP.REF  | VADC0.<br>G0CH4 | VADC0.<br>G1CH3    | ERU0.2B1 | USIC0_CH1<br>.DX0E | USIC0_CH1<br>.DX1E |                    |          |       |       |

XMC1300 XMC1000 Family

Infineon



## 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

| Parameter  | Symb                  | ol |      | Va   | lues                                | Unit | Note /                |  |
|--|-----------------------|----|------|------|-------------------------------------|------|-----------------------|--|
|  |                       |    | Min. | Тур. | Max.                                |      | Test Cond<br>ition    |  |
| Junction temperature   | TJ                    | SR | -40  | -    | 115                                 | °C   | -                     |  |
| Storage temperature  | Ts                    | SR | -40  | -    | 125                                 | °C   | -                     |  |
| Voltage on power supply pin with respect to $V_{\rm SSP}$          | $V_{DDP}$             | SR | -0.3 | -    | 6                                   | V    | -                     |  |
| Voltage on any pin with respect to $V_{\rm SSP}$                   | $V_{IN}$              | SR | -0.5 | -    | V <sub>DDP</sub> + 0.5<br>or max. 6 | V    | whichever<br>is lower |  |
| Voltage on any analog input pin with respect to $V_{\rm SSP}$      | $V_{AIN}$ $V_{AREF}$  | SR | -0.5 | -    | V <sub>DDP</sub> + 0.5<br>or max. 6 | V    | -                     |  |
| Input current on any pin during overload condition                 | I <sub>IN</sub>       | SR | -10  | -    | 10                                  | mA   | -                     |  |
| Absolute sum of all input<br>currents during overload<br>condition | $\Sigma  I_{\sf IN} $ | SR | _    | -    | 50                                  | mA   | -                     |  |
| Analog comparator input voltage                                    | V <sub>CM</sub>       | SR | -0.3 | -    | V <sub>DDP</sub> + 0.3              | V    |                       |  |

#### Table 9 Absolute Maximum Rating Parameters



## 3.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1300. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

| Parameter                            | Symbol                    |      | Values | 8    | Unit | Note /               |  |
|--------------------------------------|---------------------------|------|--------|------|------|----------------------|--|
|                                      |                           | Min. | Тур.   | Max. |      | Test Condition       |  |
| Ambient Temperature                  | $T_{A} \operatorname{SR}$ | -40  | -      | 85   | °C   | Temp. Range F        |  |
|                                      |                           | -40  | -      | 105  | °C   | Temp. Range X        |  |
| Digital supply voltage <sup>1)</sup> | $V_{\rm DDP}{ m SR}$      | 1.8  | -      | 5.5  | V    |                      |  |
| MCLK Frequency                       | $f_{\rm MCLK}{\rm CC}$    | -    | -      | 33.2 | MHz  | CPU clock            |  |
| PCLK Frequency                       | $f_{PCLK}CC$              | -    | -      | 66.4 | MHz  | Peripherals<br>clock |  |

Table 10 Operating Conditions Parameters

1) See also the Supply Monitoring thresholds, Chapter 3.3.3.



#### Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

| Parameter  | Symbo              | l  | Limit \ | /alues | Unit | Test Conditions |  |
|--|--------------------|----|---------|--------|------|-----------------|--|
|  |                    |    | Min.    | Max.   |      |                 |  |
| Maximum current into $V_{\text{DDP}}$ (TSSOP16, VQFN24)        | I <sub>MVDD1</sub> | SR | -       | 130    | mA   | 3)              |  |
| Maximum current into $V_{\text{DDP}}$ (TSSOP38, VQFN40)        | I <sub>MVDD2</sub> | SR | -       | 260    | mA   | 3)              |  |
| Maximum current out of $V_{\rm SS}$ (TSSOP16, VQFN24)          | I <sub>MVSS1</sub> | SR | -       | 130    | mA   | 3)              |  |
| Maximum current out of<br>V <sub>SS</sub> (TSSOP38,<br>VQFN40) | I <sub>MVSS2</sub> | SR | -       | 260    | mA   | 3)              |  |

 Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

2) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin.

3) Not subject to production test, verified by design/characterization.

4) Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



| Parameter  | Symbol                     |      | Value | s                          | Unit                           | Note /  |  |
|--|----------------------------|------|-------|----------------------------|--------------------------------|---|--|
|  |                            | Min. | Тур.  | Max.                       |                                | Test Condition  |  |
| Gain settings                                    | $G_{\sf IN}{\sf CC}$       |      | 1     |                            | -                              | GNCTRxz.GAINy<br>= 00 <sub>B</sub> (unity gain)                                 |  |
|  |                            |      | 3     |                            | -                              | $GNCTRxz.GAINy = 01_B (gain g1)$  |  |
|  |                            |      | 6     |                            | -                              | GNCTRxz.GAINy<br>= 10 <sub>B</sub> (gain g2)                                    |  |
|  |                            |      | 12    |                            | -                              | GNCTRxz.GAINy<br>= 11 <sub>B</sub> (gain g3)                                    |  |
| Sample Time                                      | t <sub>sample</sub> CC     | 3    | -     | -                          | 1 /<br><i>f</i> <sub>ADC</sub> | $V_{\rm DDP}$ = 5.0 V   |  |
|  |                            | 3    | -     | -                          | 1 /<br>f <sub>ADC</sub>        | $V_{\rm DDP}$ = 3.3 V   |  |
|  |                            | 30   | -     | -                          | 1 /<br><i>f</i> <sub>ADC</sub> | $V_{\rm DDP}$ = 1.8 V   |  |
| Sigma delta loop hold time                       | t <sub>SD_hold</sub> CC    | 20   | _     | -                          | μS                             | Residual charge<br>stored in an active<br>sigma delta loop<br>remains available |  |
| Conversion time in fast compare mode             | t <sub>CF</sub> CC         |      | 9     |                            | 1 /<br>f <sub>ADC</sub>        | 2)  |  |
| Conversion time<br>in 12-bit mode                | <i>t</i> <sub>C12</sub> CC |      | 20    |                            | 1 /<br>f <sub>ADC</sub>        | 2)  |  |
| Maximum sample rate in 12-bit mode <sup>3)</sup> | $f_{\rm C12}{ m CC}$       | -    | -     | f <sub>ADC</sub> /<br>42.5 | -                              | 1 sample<br>pending   |  |
|  |                            | -    | -     | f <sub>ADC</sub> /<br>62.5 | -                              | 2 samples<br>pending  |  |
| Conversion time<br>in 10-bit mode                | <i>t</i> <sub>C10</sub> CC |      | 18    |                            | 1 /<br>f <sub>ADC</sub>        | 2)  |  |
| Maximum sample rate in 10-bit mode <sup>3)</sup> | <i>f</i> <sub>C10</sub> CC | -    | -     | f <sub>ADC</sub> /<br>40.5 | -                              | 1 sample<br>pending   |  |
|  |                            | -    | -     | f <sub>ADC</sub> /<br>58.5 | -                              | 2 samples<br>pending  |  |
| Conversion time<br>in 8-bit mode                 | t <sub>C8</sub> CC         |      | 16    |                            | 1 /<br>f <sub>ADC</sub>        | 2)  |  |

#### Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)









## 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{AIN}$ ) above the  $V_{DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

| Parameter          | Symb              | ol |      | Values | 5                | Unit | Note / Test Condition   |
|--------------------|-------------------|----|------|--------|------------------|------|---|
|                    |                   |    | Min. | Тур.   | Max.             | ł    |   |
| DC Switching Level | $V_{ODC}$         | CC | 60   | -      | 120              | mV   | $V_{\text{AIN}} \ge V_{\text{DDP}} + V_{\text{ODC}}$                |
| Hysteresis         | $V_{\rm OHYS}$    | CC | 25   | _      | V <sub>ODC</sub> | mV   |   |
| Always detected    | t <sub>OPDD</sub> | CC | 103  | -      | -                | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 150 mV                              |
| Overvoltage Pulse  |                   |    | 88   | -      | -                | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 350 mV                              |
| Never detected     | t <sub>OPDN</sub> | CC | -    | -      | 21               | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 150 mV                              |
| Overvoltage Pulse  |                   |    | -    | -      | 11               | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 350 mV                              |
| Detection Delay    | t <sub>ODD</sub>  | СС | 39   | -      | 132              | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 150 mV                              |
|                    |                   |    | 31   | -      | 121              | ns   | $V_{\rm AIN} \ge V_{\rm DDP}$ + 350 mV                              |
| Release Delay      | t <sub>ORD</sub>  | СС | 44   | -      | 240              | ns   | $V_{\text{AIN}} \le V_{\text{DDP}}; V_{\text{DDP}} = 5 \text{ V}$   |
|                    |                   |    | 57   | -      | 340              | ns   | $V_{\text{AIN}} \le V_{\text{DDP}}; V_{\text{DDP}} = 3.3 \text{ V}$ |
| Enable Delay       | t <sub>OED</sub>  | CC | -    | -      | 300              | ns   | ORCCTRL.ENORCx = 1  |

# Table 13Out of Range Comparator (ORC) Characteristics (Operating<br/>Conditions apply; V<sub>DDP</sub> = 3.0 V - 5.5 V; C<sub>1</sub> = 0.25 pF)



Figure 9 ORCx.OUT Trigger Generation



## 3.2.5 Temperature Sensor Characteristics

| Parameter                     | Symbol                 |           | Value | S    | Unit | Note /                              |  |
|-------------------------------|------------------------|-----------|-------|------|------|-------------------------------------|--|
|                               |                        | Min. Typ. |       | Max. |      | Test Condition                      |  |
| Measurement time              | t <sub>M</sub> CC      | -         | -     | 10   | ms   |                                     |  |
| Temperature sensor range      | $T_{\rm SR}{ m SR}$    | -40       | -     | 115  | °C   |                                     |  |
| Sensor Accuracy <sup>2)</sup> | $T_{\rm TSAL}{\rm CC}$ | -         | +/-20 | -    | °C   | $T_{\rm J} = -40 \ ^{\circ}{\rm C}$ |  |
|                               |                        | -         | +/-12 | -    | °C   | <i>T</i> <sub>J</sub> = −25 °C      |  |
|                               |                        | -5        | -     | 5    | °C   | $T_{\rm J} = 0 \ ^{\circ}{\rm C}$   |  |
|                               |                        | -2        | -     | 2    | °C   | <i>T</i> <sub>J</sub> = 25 °C       |  |
|                               |                        | -4        | -     | 4    | °C   | <i>T</i> <sub>J</sub> = 70 °C       |  |
|                               |                        | -2        | -     | 2    | °C   | <i>T</i> <sub>J</sub> = 115 °C      |  |

## Table 15 Temperature Sensor Characteristics<sup>1)</sup>

1) Not subject to production test, verified by design/characterization.

2) The temperature sensor accuracy is independent of the supply voltage.



## 3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

| Parameter  | Symbol                  |      | Values             | S    | Unit   | Note /   |
|--|-------------------------|------|--------------------|------|--------|--|
|  |                         | Min. | Typ. <sup>2)</sup> | Max. |        | Test Condition   |
| Active mode current <sup>3)</sup>                              | I <sub>DDPA</sub> CC    | -    | 9.2                | 12   | mA     | $f_{\text{MCLK}} =$ 32 MHz<br>$f_{\text{PCLK}} =$ 64 MHz                 |
|  |                         | -    | 4                  | -    | mA     | $f_{MCLK} = 1 \text{ MHz}$<br>$f_{PCLK} = 1 \text{ MHz}$                 |
| Sleep mode current<br>Peripherals clock enabled <sup>4)</sup>  | I <sub>DDPSE</sub> CC   | -    | 6.6                | -    | mA     | $f_{\text{MCLK}} = 32 \text{ MHz}$<br>$f_{\text{PCLK}} = 64 \text{ MHz}$ |
| Sleep mode current<br>Peripherals clock disabled <sup>5)</sup> | I <sub>DDPSD</sub> CC   | -    | 1.2                | -    | mA     | $f_{MCLK} = 1 \text{ MHz}$<br>$f_{PCLK} = 1 \text{ MHz}$                 |
| Deep Sleep mode current <sup>6)</sup>                          | $I_{\rm DDPDS}{\rm CC}$ | -    | 0.24               | -    | mA     |  |
| Wake-up time from Sleep to Active mode <sup>7)</sup>           | t <sub>SSA</sub> CC     | -    | 6                  | -    | cycles |  |
| Wake-up time from Deep<br>Sleep to Active mode <sup>8)</sup>   | t <sub>DSA</sub> CC     | -    | 280                | _    | μsec   |  |

#### Table 16 Power Supply Parameters<sup>1)</sup>

1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

2) The typical values are measured at  $T_A = +25 \text{ °C}$  and  $V_{DDP} = 5 \text{ V}$ .

3) CPU and all peripherals clock enabled, Flash is in active mode.

4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.

6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

7) CPU is sleep, Flash is in active mode during sleep mode.

8) CPU is sleep, Flash is in power down mode during deep sleep mode.



## 3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

| Parameter                 | Symbol                   |      | Value | S                 | Unit   | Note /                             |  |
|---------------------------|--------------------------|------|-------|-------------------|--------|------------------------------------|--|
|                           |                          | Min. | Тур.  | Max.              |        | Test Condition                     |  |
| Erase Time per page       | t <sub>ERASE</sub> CC    | 6.8  | 7.1   | 7.6               | ms     |                                    |  |
| Program time per<br>block | t <sub>PSER</sub> CC     | 102  | 152   | 204               | μS     |                                    |  |
| Wake-Up time              | t <sub>WU</sub> CC       | _    | 32.2  | -                 | μs     |                                    |  |
| Read time per word        | t <sub>a</sub> CC        | -    | 50    | -                 | ns     |                                    |  |
| Data Retention Time       | t <sub>RET</sub> CC      | 10   | -     | -                 | years  | Max. 100 erase /<br>program cycles |  |
| Flash Wait States 1)      | $N_{\rm WSFLASH}{ m CC}$ | 0    | 0.5   | -                 |        | $f_{\rm MCLK} = 8  \rm MHz$        |  |
|                           |                          | 0    | 1.4   | -                 |        | $f_{\rm MCLK} = 16 \ {\rm MHz}$    |  |
|                           |                          | 1    | 1.9   | -                 |        | $f_{\rm MCLK} = 32 \ \rm MHz$      |  |
| Erase Cycles per page     | $N_{\rm ECYC}  {\rm CC}$ | -    | -     | 5*10 <sup>4</sup> | cycles |                                    |  |
| Total Erase Cycles        | $N_{\text{TECYC}}$ CC    | -    | -     | 2*10 <sup>6</sup> | cycles |                                    |  |

#### Table 18 Flash Memory Parameters

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.



45

Figure 13 Supply Threshold Parameters





Figure 14 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.

Figure 14 Typical DCO1 accuracy over temperature

Table 22 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1300.

| Paramotor         | Svm             | Symbol |      | nit Valı | 106  | Unit | Test Conditions  |  |  |
|-------------------|-----------------|--------|------|----------|------|------|--|--|--|
| Falameter         | John            | Symbol |      |          |      |      | Test conditions  |  |  |
|                   |                 |        | win. | тур.     | wax. |      |  |  |  |
| Nominal frequency | $f_{\rm NOM}$   | СС     | 32.5 | 32.75    | 33   | kHz  | under nominal conditions <sup>1)</sup> after trimming  |  |  |
| Accuracy          | $\Delta f_{LT}$ | CC     | -1.7 | _        | 3.4  | %    | with respect to $f_{\text{NOM}}(\text{typ})$ ,<br>over temperature<br>(0 °C to 85 °C) <sup>2)</sup>    |  |  |
|                   |                 |        | -3.9 | -        | 4.0  | %    | with respect to $f_{\text{NOM}}(\text{typ})$ ,<br>over temperature<br>(-40 °C to 105 °C) <sup>2)</sup> |  |  |

| Table 22 | 32 kHz DCO2 | Characteristics ( | (Operating | Conditions ap | ply | ) |
|----------|-------------|-------------------|------------|---------------|-----|---|
|----------|-------------|-------------------|------------|---------------|-----|---|

1) The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DDC}}$  and  $T_{\text{A}}$  = + 25 °C.

2) Not subject to production test, verified by design/characterisation.



## 3.3.5 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

| Parameter                                      | Symbol            |      | Values |        | Unit | Note /<br>Test Condition |
|--|-------------------|------|--------|--------|------|--------------------------|
|  |                   | Min. | Тур.   | Max.   |      |                          |
| SWDCLK high time                               | t <sub>1</sub> SR | 50   | -      | 500000 | ns   | -                        |
| SWDCLK low time                                | $t_2$ SR          | 50   | -      | 500000 | ns   | -                        |
| SWDIO input setup to SWDCLK rising edge        | $t_3$ SR          | 10   | -      | -      | ns   | -                        |
| SWDIO input hold<br>after SWDCLK rising edge   | t <sub>4</sub> SR | 10   | -      | -      | ns   | -                        |
| SWDIO output valid time                        | t <sub>5</sub> CC | -    | -      | 68     | ns   | C <sub>L</sub> = 50 pF   |
| after SWDCLK rising edge                       |                   | _    | -      | 62     | ns   | C <sub>L</sub> = 30 pF   |
| SWDIO output hold time from SWDCLK rising edge | t <sub>6</sub> CC | 4    | -      | -      | ns   |                          |

### SWD Interface Timing Parameters(Operating Conditions apply)







## 3.3.7 Peripheral Timings

## 3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode. *Note: Operating Conditions apply.* 

#### Table 25 USIC SSC Master Mode Timing

| Parameter   |                       | nbol | ,    | Values | 5    | Unit | Note /         |
|---|-----------------------|------|------|--------|------|------|----------------|
|   |                       |      | Min. | Тур.   | Max. |      | Test Condition |
| Slave select output SELO<br>active to first SCLKOUT<br>transmit edge    | <i>t</i> <sub>1</sub> | CC   | 80   | _      | -    | ns   |                |
| Slave select output SELO<br>inactive after last<br>SCLKOUT receive edge | <i>t</i> <sub>2</sub> | CC   | 0    | -      | -    | ns   |                |
| Data output DOUT[3:0] valid time  | <i>t</i> <sub>3</sub> | СС   | -10  | -      | 10   | ns   |                |
| Receive data input<br>DX0/DX[5:3] setup time to<br>SCLKOUT receive edge | <i>t</i> <sub>4</sub> | SR   | 80   | -      | -    | ns   |                |
| Data input DX0/DX[5:3]<br>hold time from SCLKOUT<br>receive edge        | <i>t</i> <sub>5</sub> | SR   | 0    | _      | _    | ns   |                |

### Table 26 USIC SSC Slave Mode Timing

| Parameter   | Symbol                    |      | Values | S    | Unit | Note /<br>Test Condition |
|---|---------------------------|------|--------|------|------|--------------------------|
|   |                           | Min. | Тур.   | Max. |      |                          |
| Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>       | <i>t</i> <sub>10</sub> SR | 10   | _      | _    | ns   |                          |
| Select input DX2 hold after<br>last clock input DX1 receive<br>edge <sup>1)</sup> | <i>t</i> <sub>11</sub> SR | 10   | _      | -    | ns   |                          |

Note: These parameters are not subject to production test, but verified by design and/or characterization.





Figure 16 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.