

Welcome to **E-XFL.COM** 

# What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	11
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-16-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302t016x0016aaxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-05
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2014 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



### XMC1300 Data Sheet

### Revision History: V1.4 2014-05

Previous Ve	ersion: V1.3
Page	Subjects
Page 12	ADC channels of Table 2 is updated. Table 3 is added.
Page 12	Description for Chip Identification Number of Section 1.4 is updated.
Page 20	The pad type is corrected for P1.6 in Table 6.
Page 32	The $t_{\text{C12}}$ , $f_{\text{C12}}$ , $t_{\text{C10}}$ , $f_{\text{C10}}$ , $t_{\text{C8}}$ and $f_{\text{C8}}$ parameters are updated in Table 12.
Page 35	Figure 8 is added.
Page 38	The $t_{SR}$ and $t_{TSAL}$ parameters are updated in Table 15.
Page 41	Parameter name for $t_{\rm PSER}$ is updated. The $N_{\rm WSFLASH}$ parameter and test condition for $t_{\rm RET}$ are added to Table 18.
Page 44	The min value for $V_{\rm DDPBO}$ parameter is added to Table 20. Footnote 1 is updated.
Page 46	The $\Delta f_{\text{LTT}}$ parameter is added to Table 21.
Page 47	Figure 14 is added.

#### **Trademarks**

C166<sup>™</sup>, TriCore<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex<sup>™</sup>, CoreSight<sup>™</sup>, ETM<sup>™</sup>, Embedded Trace Macrocell<sup>™</sup> and Embedded Trace Buffer<sup>™</sup> are trademarks of ARM, Limited.

### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

Data Sheet V1.4, 2014-05





### **Table of Contents**

# **Table of Contents**

<b>1</b> 1.1	Ordering Information	
1.2	Device Types	10
1.3	Device Type Features	11
1.4	Chip Identification Number	12
2	General Device Information	
2.1	Logic Symbols	
2.2	Pin Configuration and Definition	
2.2.1	Package Pin Summary	
2.2.2	Port I/O Functions	23
3	Electrical Parameter	
3.1	General Parameters	
3.1.1	Parameter Interpretation	
3.1.2	Absolute Maximum Ratings	
3.1.3	Operating Conditions	
3.2	DC Parameters	
3.2.1	Input/Output Characteristics	
3.2.2	Analog to Digital Converters (ADC)	
3.2.3	Out of Range Comparator (ORC) Characteristics	
3.2.4	Analog Comparator Characteristics	
3.2.5	Temperature Sensor Characteristics	
3.2.6	Power Supply Current	
3.2.7	Flash Memory Parameters	
3.3	AC Parameters	
3.3.1	Testing Waveforms	
3.3.2	Output Rise/Fall Times	
3.3.3	Power-Up and Supply Threshold Charcteristics	
3.3.4	On-Chip Oscillator Characteristics	
3.3.5	Serial Wire Debug Port (SW-DP) Timing	
3.3.6	SPD Timing Requirements	
3.3.7	Peripheral Timings	
3.3.7.1 3.3.7.2	Synchronous Serial Interface (USIC SSC) Timing	
3.3.7.2 3.3.7.3	Inter-IC (IIC) Interface Timing	
3.3.7.3	· ·	
4	Package and Reliability	
4.1	Package Parameters	
4.1.1	Thermal Considerations	
4.2	Package Outlines	59



### **Summary of Features**

### Input/Output Lines

- Tri-stated in input mode
- · Push/pull or open drain output mode
- · Configurable pad hysteresis

### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

### 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- · <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1300 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1300 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1300 is used for all derivatives throughout this document.

# 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1300 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1301-T016F0008	PG-TSSOP-16-8	8	16
XMC1301-T016F0016	PG-TSSOP-16-8	16	16
XMC1301-T016X0008	PG-TSSOP-16-8	8	16
XMC1301-T016X0016	PG-TSSOP-16-8	16	16



### **General Device Information**

# 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1300 PG-TSSOP-38 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information



#### **General Device Information**

## 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT(standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	15	7	STD_INOUT	
P0.1	24	18	-	-	STD_INOUT	
P0.2	25	19	-	-	STD_INOUT	
P0.3	26	20	-	-	STD_INOUT	
P0.4	27	21	-	-	STD_INOUT	
P0.5	28	22	16	8	STD_INOUT	
P0.6	29	23	17	9	STD_INOUT	
P0.7	30	24	18	10	STD_INOUT	
P0.8	33	27	19	11	STD_INOUT	
P0.9	34	28	20	12	STD_INOUT	
P0.10	35	29	-	-	STD_INOUT	
P0.11	36	30	-	-	STD_INOUT	
P0.12	37	31	21	-	STD_INOUT	



# 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9 Absolute Maximum Rating Parameters

Parameter	Symbol			Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Cond ition
Junction temperature	$T_{J}$	SR	-40	-	115	°C	_
Storage temperature	$T_{S}$	SR	-40	-	125	°C	_
$\begin{tabular}{lll} \hline & Voltage on power supply pin \\ & with respect to $V_{\rm SSP}$ \\ \hline \end{tabular}$	$V_{DDP}$	SR	-0.3	_	6	V	_
Voltage on any pin with respect to $V_{\rm SSP}$	$V_{IN}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	_
Input current on any pin during overload condition	$I_{IN}$	SR	-10	_	10	mA	_
Absolute sum of all input currents during overload condition	$\Sigma  I_{IN} $	SR	_	_	50	mA	_
Analog comparator input voltage	$V_{CM}$	SR	-0.3	_	$V_{DDP}$ + 0.3	V	



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit '	Values	Unit	Test Conditions	
			Min.	Max.			
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>	
Input Hysteresis <sup>1)</sup>	HYS	CC	$0.08  imes V_{ m DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis	
			$V_{ extsf{DDP}}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis	
			$V_{ m DDP}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis	
			$0.5  imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(5 V), Large Hysteresis	
			$0.4 imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis	
			$V_{ extsf{DDP}}$	$0.65 \times V_{\rm DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis	
Pull-up resistor on port pins	$R_{PUP}$	CC	20	50	kohm	$V_{IN} = V_{SSP}$	
Pull-down resistor on port pins	$R_{PDP}$	CC	20	50	kohm	$V_{IN} = V_{DDP}$	
Input leakage current <sup>2)</sup>	$I_{OZP}$	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP}, \\ T_{\rm A} \le 105~{\rm ^{\circ}C}$	
Overload current on any pin	$I_{OVP}$	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma  I_{OV} $	SR	_	25	mA	3)	
Voltage on any pin during $V_{\mathrm{DDP}}$ power off	$V_{PO}$	SR	_	0.3	V	4)	
$\label{eq:maximum} \begin{array}{l} \text{Maximum current per} \\ \text{pin (excluding P1, $V_{\rm DDP}$} \\ \text{and $V_{\rm SS}$)} \end{array}$	$I_{MP}$	SR	-10	11	mA	_	
Maximum current per high currrent pins	$I_{MP1A}$	SR	-10	50	mA	_	



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Gain settings	$G_{IN}CC$		1	-1	-	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)
			3		_	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)
			6		_	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)
			12		_	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)
Sample Time	t <sub>sample</sub> CC	3	-	_	$\frac{1}{f_{\text{ADC}}}$	$V_{\rm DDP}$ = 5.0 V
		3	_	_	$f_{ADC}$	$V_{\rm DDP}$ = 3.3 V
		30	_	_	$f_{ADC}$	$V_{\mathrm{DDP}}$ = 1.8 V
Sigma delta loop hold time	t <sub>SD_hold</sub> CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t <sub>CF</sub> CC		9		$\frac{1}{f_{\mathrm{ADC}}}$	2)
Conversion time in 12-bit mode	t <sub>C12</sub> CC		20		$f_{ADC}$	2)
Maximum sample rate in 12-bit mode <sup>3)</sup>	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 42.5	_	1 sample pending
		_	1	f <sub>ADC</sub> / 62.5	_	2 samples pending
Conversion time in 10-bit mode	t <sub>C10</sub> CC		18		$f_{\mathrm{ADC}}$	2)
Maximum sample rate in 10-bit mode <sup>3)</sup>	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 40.5	_	1 sample pending
		_	_	f <sub>ADC</sub> / 58.5	_	2 samples pending
Conversion time in 8-bit mode	t <sub>C8</sub> CC		16		$\frac{1}{f_{\mathrm{ADC}}}$	2)



# 3.2.5 Temperature Sensor Characteristics

Table 15 Temperature Sensor Characteristics<sup>1)</sup>

Parameter	Symbol		Value	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Measurement time	$t_{M}$ CC	_	_	10	ms	
Temperature sensor range	$T_{SR}SR$	-40	-	115	°C	
Sensor Accuracy <sup>2)</sup>	$T_{TSAL}CC$	_	+/-20	_	°C	<i>T</i> <sub>J</sub> = -40 °C
		_	+/-12	_	°C	<i>T</i> <sub>J</sub> = -25 °C
		-5	-	5	°C	$T_{\rm J}$ = 0 °C
		-2	-	2	°C	<i>T</i> <sub>J</sub> = 25 °C
		-4	_	4	°C	<i>T</i> <sub>J</sub> = 70 °C
		-2	_	2	°C	T <sub>J</sub> = 115 °C

<sup>1)</sup> Not subject to production test, verified by design/characterization.

<sup>2)</sup> The temperature sensor accuracy is independent of the supply voltage.



## 3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 16 Power Supply Parameters<sup>1)</sup>

Parameter	Symbol		Value	S	Unit	Note /
		Min.	Typ. <sup>2)</sup>	Max.		Test Condition
Active mode current <sup>3)</sup>	$I_{DDPA}CC$	_	9.2	12	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz
		_	4	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz
Sleep mode current Peripherals clock enabled <sup>4)</sup>	I <sub>DDPSE</sub> CC	_	6.6	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz
Sleep mode current Peripherals clock disabled <sup>5)</sup>	I <sub>DDPSD</sub> CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz
Deep Sleep mode current <sup>6)</sup>	$I_{DDPDS}CC$	_	0.24	-	mA	
Wake-up time from Sleep to Active mode <sup>7)</sup>	t <sub>SSA</sub> CC	_	6	_	cycles	
Wake-up time from Deep Sleep to Active mode <sup>8)</sup>	t <sub>DSA</sub> CC	_	280	_	μsec	

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at  $T_A = +25$  °C and  $V_{DDP} = 5$  V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



### 3.3 AC Parameters

# 3.3.1 Testing Waveforms




Figure 10 Rise/Fall Time Parameters




Figure 11 Testing Waveform, Output Delay




Figure 12 Testing Waveform, Output High Impedance



# 3.3.3 Power-Up and Supply Threshold Charcteristics

Table 20 provides the characteristics of the supply threshold in XMC1300.

Table 20 Power-Up and Supply Threshold Parameters (Operating Conditions apply) 1)

Parameter	Symbol	\	/alues		Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 <sup>7</sup>	μS		
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{ extsf{VDDPOP}} \operatorname{SR}$	0	_	0.1	V/µs	Slope during normal operation	
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$	
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event	
	$S_{ m VDDPfall}^{2)} m SR$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>3)</sup>	
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}CC$	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 <sub>B</sub>	
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub>	
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub>	
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{\mathrm{DDPBO}}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running	
Start-up time from power-on reset	t <sub>SSW</sub> SR	_	320	_	μS	Time to the first user code instruction <sup>4)</sup>	

<sup>1)</sup> Not all parameters are 100% tested, but are verified by design/characterisation.

A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.



# 3.3.6 SPD Timing Requirements

The optimum SPD decision time between  $0_B$  and  $1_B$  is 0.75  $\mu$ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69  $\mu$ s).

Table 24 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor		Sample Clocks 1 <sub>B</sub>	Effective Decision Time <sup>1)</sup>	Remark
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

<sup>1)</sup> Nominal sample frequency period multiplied with 0.5 + (max. number of 0<sub>R</sub> sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69  $\mu s$  and 0.75  $\mu s$  (calculated with nominal sample frequency)



Table 26 USIC SSC Slave Mode Timing (cont'd)

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	10	_	_	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	10	_	-	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	-	-	80	ns	

<sup>1)</sup> These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



Table 28 USIC IIC Fast Mode Timing 1)

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 17 USIC IIC Stand and Fast Mode Timing

# 3.3.7.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.  $\label{eq:using_parameters}$ 

Note: Operating Conditions apply.

Table 29 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	$2/f_{\rm MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP} < 3 \; V$
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				$t_{1min}$		



# Package and Reliability

# 4.2 Package Outlines




Figure 20 PG-TSSOP-38-9



# **Quality Declaration**

# 5 Quality Declaration

Table 32 shows the characteristics of the quality parameters in the XMC1300.

Table 32 Quality Parameters

Parameter	Symbol	Limit Valu	ies	Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	V <sub>HBM</sub> SR	-	2000	V	Conforming to EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{CDM}$ SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020C

www.infineon.com

Published by Infineon Technologies AG