



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 120MHz |
| Connectivity | I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 47 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V |
| Data Converters | A/D 11x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-QFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsam4s16ba-mur |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 12.4.1.8 | Program Status Re | egister | | | | | |
|----------|-------------------|---------|-------|-------|----|------|------------|
| Name: | PSR | | | | | | |
| Access: | Read/Write | | | | | | |
| Reset: | 0x000000000 | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| N | Z | С | V | Q | IC | I/IT | Т |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | _ | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | IC | :I/IT | | | _ | ISR_NUMBER |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | ISR_N | UMBER | | | |

The Program Status Register (PSR) combines:

- Application Program Status Register (APSR)
- Interrupt Program Status Register (IPSR)
- Execution Program Status Register (EPSR).

These registers are mutually exclusive bitfields in the 32-bit PSR.

The PSR accesses these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- Read of all the registers using PSR with the MRS instruction
- Write to the APSR N, Z, C, V and Q bits using APSR_nzcvq with the MSR instruction.

The PSR combinations and attributes are:

| Name | Access | Combination |
|-------|------------------------------|----------------------|
| PSR | Read/Write ⁽¹⁾⁽²⁾ | APSR, EPSR, and IPSR |
| IEPSR | Read-only | EPSR and IPSR |
| IAPSR | Read/Write ⁽¹⁾ | APSR and IPSR |
| EAPSR | Read/Write ⁽²⁾ | APSR and EPSR |

Notes: 1. The processor ignores writes to the IPSR bits.

2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

See the instruction descriptions "MRS" and "MSR" for more information about how to access the program status registers.

Atmel

12.5 Power Management

The Cortex-M4 processor sleep modes reduce the power consumption:

- Sleep mode stops the processor clock
- Deep sleep mode stops the system clock and switches off the PLL and flash memory.

The SLEEPDEEP bit of the SCR selects which sleep mode is used; see "System Control Register" .

This section describes the mechanisms for entering sleep mode, and the conditions for waking up from sleep mode.

12.5.1 Entering Sleep Mode

This section describes the mechanisms software can use to put the processor into sleep mode.

The system can generate spurious wakeup events, for example a debug operation wakes up the processor. Therefore, the software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

12.5.1.1 Wait for Interrupt

The *wait for interrupt* instruction, WFI, causes immediate entry to sleep mode. When the processor executes a WFI instruction it stops executing instructions and enters sleep mode. See "WFI" for more information.

12.5.1.2 Wait for Event

The *wait for event* instruction, WFE, causes entry to sleep mode conditional on the value of an one-bit event register. When the processor executes a WFE instruction, it checks this register:

- If the register is 0, the processor stops executing instructions and enters sleep mode
- If the register is 1, the processor clears the register to 0 and continues executing instructions without entering sleep mode.

See "WFE" for more information.

12.5.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1 when the processor completes the execution of an exception handler, it returns to Thread mode and immediately enters sleep mode. Use this mechanism in applications that only require the processor to run when an exception occurs.

12.5.2 Wakeup from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

12.5.2.1 Wakeup from WFI or Sleep-on-exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry.

Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this, set the PRIMASK bit to 1 and the FAULTMASK bit to 0. If an interrupt arrives that is enabled and has a higher priority than the current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero. For more information about PRIMASK and FAULTMASK, see "Exception Mask Registers".

12.5.2.2 Wakeup from WFE

The processor wakes up if:

- It detects an exception with sufficient priority to cause an exception entry
- It detects an external event signal. See "External Event Input"
- In a multiprocessor system, another processor in the system executes an SEV instruction.



where

cond is an optional condition code, see "Conditional Execution".

Rn is the register holding the first operand.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the options.

Operation

These instructions test the value in a register against *Operand2*. They update the condition flags based on the result, but do not write the result to a register.

The TST instruction performs a bitwise AND operation on the value in *Rn* and the value of *Operand2*. This is the same as the ANDS instruction, except that it discards the result.

To test whether a bit of *Rn* is 0 or 1, use the TST instruction with an *Operand2* constant that has that bit set to 1 and all other bits cleared to 0.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in *Rn* and the value of *Operand*2. This is the same as the EORS instruction, except that it discards the result.

Use the TEQ instruction to test if two values are equal without affecting the V or C flags.

TEQ is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

Examples

12.6.5.16 UADD16 and UADD8

Unsigned Add 16 and Unsigned Add 8

Syntax

 $op\{cond\}\{Rd,\}$ Rn, Rm

where:

| ор | is any of: | | | | | |
|-----------|--|--|--|--|--|--|
| | UADD16 Performs two 16-bit unsigned integer additions. | | | | | |
| | UADD8 Performs four 8-bit unsigned integer additions. | | | | | |
| cond | is an optional condition code, see "Conditional Execution" . | | | | | |
| Rd | is the destination register. | | | | | |
| Rn | is the first register holding the operand. | | | | | |
| Rm | is the second register holding the operand. | | | | | |
| Operation | | | | | | |



12.6.6.7 SMMLA and SMMLS

Signed Most Significant Word Multiply Accumulate and Signed Most Significant Word Multiply Subtract Syntax

 $op{R}{cond} Rd, Rn, Rm, Ra$

where:

| ор | is one of: |
|--------|--|
| | SMMLA Signed Most Significant Word Multiply Accumulate. |
| | SMMLS Signed Most Significant Word Multiply Subtract. |
| | If the X is omitted, the multiplications are bottom \times bottom and top \times top. |
| R | is a rounding error flag. If R is specified, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the high word is extracted. |
| cond | is an optional condition code, see "Conditional Execution" . |
| Rd | is the destination register. |
| Rn, Rm | are registers holding the first and second multiply operands. |
| Ra | is the register holding the accumulate value. |

Operation

The SMMLA instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLA instruction:

- Multiplies the values in *Rn* and *Rm*.
- Optionally rounds the result by adding 0x8000000.
- Extracts the most significant 32 bits of the result.
- Adds the value of *Ra* to the signed extracted value.
- Writes the result of the addition in Rd.

The SMMLS instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLS instruction:

- Multiplies the values in *Rn* and *Rm*.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Subtracts the extracted value of the result from the value in Ra.
- Writes the result of the subtraction in Rd.

Restrictions

In these instructions:

• Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

Examples

| SMMLA | R0, | R4, | R5, | R6 | ; | Multiplies R4 and R5, extracts top 32 bits, adds $% \left({{\left({{{\rm{A}}} \right)}} \right)$ |
|--------|-----|-----|-----|----|---|--|
| | | | | | ; | R6, truncates and writes to R0 |
| SMMLAR | R6, | R2, | R1, | R4 | ; | Multiplies R2 and R1, extracts top 32 bits, adds |
| | | | | | ; | R4, rounds and writes to R6 |
| SMMLSR | R3, | R6, | R2, | R7 | ; | Multiplies R6 and R2, extracts top 32 bits, |
| | | | | | ; | subtracts R7, rounds and writes to R3 |

| 12.8.3.4 | Interrupt Clear-pending Registers | | | | | | | |
|----------|-----------------------------------|-----|------|------|----|----|----|--|
| Name: | NVIC_ICPRx [x=0 | 07] | | | | | | |
| Access: | Read/Write | | | | | | | |
| Reset: | 0x00000000 | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | | CLRI | PEND | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | | | CLRI | PEND | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| CLRPEND | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | CLRI | PEND | | | | |

These registers remove the pending state from interrupts, and show which interrupts are pending.

• CLRPEND: Interrupt Clear-pending

Write:

0: No effect.

1: Removes the pending state from an interrupt.

Read:

0: Interrupt is not pending.

1: Interrupt is pending.

Note: Writing a 1 to an ICPR bit does not affect the active state of the corresponding interrupt.

12.11.2.9 MPU Region Attribute and Size Register Alias 2

| Name: | MPU_RASR_A2 | 2 | | | | | |
|-----------|-------------|----|-----|------|----|----|--------|
| Access: F | Read/Write | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| _ | — | _ | XN | — | | AP | |
| | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | — | | TEX | | S | С | В |
| | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | SF | RD | | | |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | — | | | SIZE | | | ENABLE |

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

• The most significant halfword holds the region attributes.

• The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

- 0: Instruction fetches enabled.
- 1: Instruction fetches disabled.

• AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

• S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

- 0: Corresponding subregion is enabled.
- 1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.

13.5 Functional Description

13.5.1 Test Pin

One dedicated pin, TST, is used to define the device operating mode. When this pin is at low level during powerup, the device is in normal operating mode. When at high level, the device is in test mode or FFPI mode. The TST pin integrates a permanent pull-down resistor of about 15 kW, so that it can be left unconnected for normal operation. Note that when setting the TST pin to low or high level at power up, it must remain in the same state during the duration of the whole operation.

13.5.2 Debug Architecture

Figure 13-4 shows the Debug Architecture used in the SAM4. The Cortex-M4 embeds five functional units for debug:

- SWJ-DP (Serial Wire/JTAG Debug Port)
- FPB (Flash Patch Breakpoint)
- DWT (Data Watchpoint and Trace)
- ITM (Instrumentation Trace Macrocell)
- TPIU (Trace Port Interface Unit)

The debug architecture information that follows is mainly dedicated to developers of SWJ-DP Emulators/Probes and debugging tool vendors for Cortex-M4 based microcontrollers. For further details on SWJ-DP see the Cortex-M4 technical reference manual.





13.5.3 Serial Wire/JTAG Debug Port (SWJ-DP)

The Cortex-M4 embeds a SWJ-DP Debug port which is the standard CoreSight[™] debug port. It combines Serial Wire Debug Port (SW-DP), from 2 to 3 pins and JTAG debug Port (JTAG-DP), 5 pins.

By default, the JTAG Debug Port is active. If the host debugger wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables JTAG-DP and enables SW-DP.

Atmel

When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP.

Table 13-2. SWJ-DP Pin List

| Pin Name | JTAG Port | Serial Wire Debug Port |
|--------------|-----------|----------------------------|
| TMS/SWDIO | TMS | SWDIO |
| TCK/SWCLK | тск | SWCLK |
| TDI | TDI | _ |
| TDO/TRACESWO | TDO | TRACESWO (optional: trace) |

SW-DP or JTAG-DP mode is selected when JTAGSEL is low. It is not possible to switch directly between SWJ-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

13.5.3.1 SW-DP and JTAG-DP Selection Mechanism

Debug port selection mechanism is done by sending specific **SWDIOTMS** sequence. The JTAG-DP is selected by default after reset.

- Switch from JTAG-DP to SW-DP. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on **SWDIOTMS** = 0111100111100111 (0x79E7 MSB first)
 - Send more than 50 **SWCLKTCK** cycles with **SWDIOTMS** = 1
- Switch from SWD to JTAG. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 0011110011100111 (0x3CE7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1

13.5.4 FPB (Flash Patch Breakpoint)

The FPB:

- Implements hardware breakpoints
- Patches code and data from code space to system space.

The FPB unit contains:

- Two literal comparators for matching against literal loads from Code space, and remapping to a corresponding area in System space.
- Six instruction comparators for matching against instruction fetches from Code space and remapping to a corresponding area in System space.
- Alternatively, comparators can also be configured to generate a Breakpoint instruction to the processor core on a match.

13.5.5 DWT (Data Watchpoint and Trace)

The DWT contains four comparators which can be configured to generate the following:

- PC sampling packets at set intervals
- PC or Data watchpoint packets
- Watchpoint event to halt core



Figure 26-20. TDF Optimization Disabled (TDF Mode = 0): TDF wait states between 2 read accesses on different chip selects

Figure 26-21. TDF Mode = 0: TDF wait states between a read and a write access on different chip selects



27.4 Block Diagram

Figure 27-1. Block Diagram



29.17.15PMC Interrupt Disable Register

| Name: | PMC_IDR | | | | | | |
|----------|------------|----|----|--------|---------|---------|----------|
| Address: | 0x400E0464 | | | | | | |
| Access: | Write-only | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| _ | - | _ | — | — | _ | — | _ |
| | - | | - | - | | - | - |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | _ | _ | — | _ | CFDEV | MOSCRCS | MOSCSELS |
| | • | | - | | | - | - |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| _ | - | _ | — | — | PCKRDY2 | PCKRDY1 | PCKRDY0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | - | _ | — | MCKRDY | LOCKB | LOCKA | MOSCXTS |

The following configuration values are valid for all listed bit names of this register:

0: No effect.

- 1: Disables the corresponding interrupt.
- MOSCXTS: Main Crystal Oscillator Status Interrupt Disable
- LOCKA: PLLA Lock Interrupt Disable
- LOCKB: PLLB Lock Interrupt Disable
- MCKRDY: Master Clock Ready Interrupt Disable
- PCKRDYx: Programmable Clock Ready x Interrupt Disable
- MOSCSELS: Main Oscillator Selection Status Interrupt Disable
- MOSCRCS: Main On-Chip RC Status Interrupt Disable
- CFDEV: Clock Failure Detector Event Interrupt Disable

31.6.25 PIO Peripheral ABCD Select Register 2

| Name: PIO_ | ABCDSR2 |
|------------|---------|
|------------|---------|

Access: Read/Write

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P31 | P30 | P29 | P28 | P27 | P26 | P25 | P24 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| P23 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0–P31: Peripheral Select

If the same bit is set to 0 in PIO_ABCDSR1:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral C function.

If the same bit is set to 1 in PIO_ABCDSR1:

- 0: Assigns the I/O line to the Peripheral B function.
- 1: Assigns the I/O line to the Peripheral D function.











The flowchart shown in Figure 34-22 gives an example of read and write operations in Multi-master mode.

Atmel

34.8.1 TWI Control Register

| Name: | TWI_CR | | | | | | |
|----------|-----------------|--------------|------|-------|------|------|-------|
| Address: | 0x40018000 (0), | 0x4001C000 (| 1) | | | | |
| Access: | Write-only | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| _ | - | _ | _ | _ | - | _ | - |
| | - | | - | | - | | - |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | - | - | — | - | — | - | _ |
| | - | | - | - | | - | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| _ | — | - | — | - | — | - | — |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWRST | QUICK | SVDIS | SVEN | MSDIS | MSEN | STOP | START |

• START: Send a START Condition

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the TWI Master Mode Register (TWI_MMR).

This action is necessary for the TWI to read data from a slave. When configured in Master mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWI_THR).

• STOP: Send a STOP Condition

0: No effect.

1: STOP condition is sent just after completing the current byte transmission in Master read mode.

- In single data byte master read, the START and STOP must both be set.
- In multiple data bytes master read, the STOP must be set after the last data received but one.
- In Master read mode, if a NACK bit is received, the STOP is automatically performed.
- In master data write operation, a STOP condition is sent when transmission of the current data has ended.

MSEN: TWI Master Mode Enabled

0: No effect.

1: Enables the Master mode (MSDIS must be written to 0).

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

MSDIS: TWI Master Mode Disabled

0: No effect.

1: The Master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.

• CHRL: Character Length

| Value | Name | Description | | | |
|-------|-------|----------------------------|--|--|--|
| 0 | 5_BIT | Character length is 5 bits | | | |
| 1 | 6_BIT | Character length is 6 bits | | | |
| 2 | 7_BIT | Character length is 7 bits | | | |
| 3 | 8_BIT | Character length is 8 bits | | | |

• SYNC: Synchronous Mode Select

0: USART operates in Asynchronous mode.

1: USART operates in Synchronous mode.

• PAR: Parity Type

| Value | Name | Description |
|-------|-----------|----------------------------|
| 0 | EVEN | Even parity |
| 1 | ODD | Odd parity |
| 2 | SPACE | Parity forced to 0 (Space) |
| 3 | MARK | Parity forced to 1 (Mark) |
| 4 | NO | No parity |
| 6 | MULTIDROP | Multidrop mode |

• NBSTOP: Number of Stop Bits

| Value | Name | Description |
|-------|---------|--|
| 0 | 1_BIT | 1 stop bit |
| 1 | 1_5_BIT | 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) |
| 2 | 2_BIT | 2 stop bits |

• CHMODE: Channel Mode

| Value | Name | Description |
|-------|-----------------|--|
| 0 | NORMAL | Normal mode |
| 1 | AUTOMATIC | Automatic Echo. Receiver input is connected to the TXD pin. |
| 2 | LOCAL_LOOPBACK | Local Loopback. Transmitter output is connected to the Receiver Input. |
| 3 | REMOTE_LOOPBACK | Remote Loopback. RXD pin is internally connected to the TXD pin. |

• MSBF: Bit Order

0: Least significant bit is sent/received first.

1: Most significant bit is sent/received first.

• MODE9: 9-bit Character Length

0: CHRL defines character length

1: 9-bit character length





Note: 1. It is assumed that this command has been correctly sent (see Figure 38-7).

The flowchart in Figure 38-10 shows how to manage a multiple write block transfer with the PDC. Polling or interrupt method can be used to wait for the end of write according to the contents of the HSMCI_IMR.



38.14.13HSMCI Interrupt Enable Register

| Name: | HSMCI_IER | | | | | | |
|----------|------------|---------|----------|---------|-----------|-------|----------|
| Address: | 0x40000044 | | | | | | |
| Access: | Write-only | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| UNRE | OVRE | ACKRCVE | ACKRCV | XFRDONE | FIFOEMPTY | _ | — |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CSTOE | DTOE | DCRCE | RTOE | RENDE | RCRCE | RDIRE | RINDE |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TXBUFE | RXBUFF | CSRCV | SDIOWAIT | _ | _ | _ | SDIOIRQA |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ENDTX | ENDRX | NOTBUSY | DTIP | BLKE | TXRDY | RXRDY | CMDRDY |

The following configuration values are valid for all listed bit names of this register:

- 0: No effect.
- 1: Enables the corresponding interrupt.
- CMDRDY: Command Ready Interrupt Enable
- RXRDY: Receiver Ready Interrupt Enable
- TXRDY: Transmit Ready Interrupt Enable
- BLKE: Data Block Ended Interrupt Enable
- DTIP: Data Transfer in Progress Interrupt Enable
- NOTBUSY: Data Not Busy Interrupt Enable
- ENDRX: End of Receive Buffer Interrupt Enable
- ENDTX: End of Transmit Buffer Interrupt Enable
- SDIOIRQA: SDIO Interrupt for Slot A Interrupt Enable
- SDIOWAIT: SDIO Read Wait Operation Status Interrupt Enable
- CSRCV: Completion Signal Received Interrupt Enable
- RXBUFF: Receive Buffer Full Interrupt Enable
- TXBUFE: Transmit Buffer Empty Interrupt Enable
- RINDE: Response Index Error Interrupt Enable
- RDIRE: Response Direction Error Interrupt Enable
- RCRCE: Response CRC Error Interrupt Enable
- RENDE: Response End Bit Error Interrupt Enable



38.14.16HSMCI Configuration Register

| Name: | HSMCI_CFG | | | | | | |
|----------|------------|----|----------|----|----|----|----------|
| Address: | 0x40000054 | | | | | | |
| Access: | Read/Write | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| - | - | - | - | - | - | - | - |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| - | - | _ | _ | _ | _ | _ | — |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| - | - | _ | LSYNC | _ | _ | _ | HSMODE |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | _ | _ | FERRCTRL | _ | _ | _ | FIFOMODE |

This register can only be written if the WPEN bit is cleared in the HSMCI Write Protection Mode Register.

• FIFOMODE: HSMCI Internal FIFO control mode

0: A write transfer starts when a sufficient amount of data is written into the FIFO.

When the block length is greater than or equal to 3/4 of the HSMCI internal FIFO size, then the write transfer starts as soon as half the FIFO is filled. When the block length is greater than or equal to half the internal FIFO size, then the write transfer starts as soon as one quarter of the FIFO is filled. In other cases, the transfer starts as soon as the total amount of data is written in the internal FIFO.

1: A write transfer starts as soon as one data is written into the FIFO.

• FERRCTRL: Flow Error flag reset control mode

0: When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag.

1: When an underflow/overflow condition flag is set, a read status resets the flag.

• HSMODE: High Speed Mode

0: Default bus timing mode.

1: If set to one, the host controller outputs command line and data lines on the rising edge of the card clock. The Host driver shall check the high speed support in the card registers.

• LSYNC: Synchronize on the last block

0: The pending command is sent at the end of the current data block.

1: The pending command is sent at the end of the block transfer when the transfer length is not infinite (block count shall be different from zero).

40.3 Block Diagram



Access to the UDP is via the APB bus interface. Read and write to the data FIFO are done by reading and writing 8-bit values to APB registers.

The UDP peripheral requires two clocks: one peripheral clock used by the Master Clock domain (MCK) and a 48 MHz clock (UDPCK) used by the 12 MHz domain.

A USB 2.0 full-speed pad is embedded and controlled by the Serial Interface Engine (SIE).

The signal external_resume is optional. It allows the UDP peripheral to wake up once in system mode. The host is then notified that the device asks for a resume. This optional feature must also be negotiated with the host during the enumeration.

40.3.1 Signal Description

| Table 40-2. Signal Names | | | | | | |
|--------------------------|--|-------|--|--|--|--|
| Signal Name | Description | Туре | | | | |
| UDPCK | 48 MHz clock | Input | | | | |
| МСК | Master clock | Input | | | | |
| udp_int | Interrupt line connected to the Interrupt Controller | Input | | | | |
| DDP | USB D+ line | I/O | | | | |
| DDM | USB D- line | I/O | | | | |

40.6.1.3 USB Transfer Event Definitions

As indicated below, transfers are sequential events carried out on the USB bus.

| Tran | nsfer | | | |
|--------------------------|--------------------------------|---|--|--|
| Direction | Туре | Transaction | | |
| | | Setup transaction \rightarrow Data IN transactions \rightarrow Status OUT transaction | | |
| CONTROL (bidirectional) | Control ⁽¹⁾⁽³⁾ | Setup transaction \rightarrow Data OUT transactions \rightarrow Status IN transaction | | |
| | | Setup transaction \rightarrow Status IN transaction | | |
| | Interrupt IN | | | |
| IN (device toward host) | Isochronous IN ⁽²⁾ | Data IN transaction \rightarrow Data IN transaction | | |
| | Bulk IN | | | |
| | Interrupt OUT | | | |
| OUT (host toward device) | Isochronous OUT ⁽²⁾ | Data OUT transaction \rightarrow Data OUT transaction | | |
| | Bulk OUT | | | |

Table 40-5. USB Transfer Events

Notes: 1. Control transfer must use endpoints with no ping-pong attributes.

2. Isochronous transfers must use endpoints with ping-pong attributes.

3. Control transfers can be aborted using a stall handshake.

A status transaction is a special type of host-to-device transaction used only in a control transfer. The control transfer must be performed using endpoints with no ping-pong attributes. According to the control sequence (read or write), the USB device sends or receives a status transaction.





Notes: 1. During the Status IN stage, the host waits for a zero length packet (Data IN transaction with no data) from the device using DATA1 PID. Refer to Chapter 8 of the *Universal Serial Bus Specification, Rev. 2.0,* for more information on the protocol layer.

Atmel