



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	I <sup>2</sup> C, IrDA, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	34
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4s4ab-anr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG. Table 6-1 provides the SAM4S system I/O lines shared with PIO lines.

These pins are software configurable as general-purpose I/O or system pins. At startup, the default function of these pins is always used.

SYSTEM_IO Bit Number	Default Function After Reset	Other Function	Constraints For Normal Start	Configuration
12	ERASE	PB12	Low Level at startup <sup>(1)</sup>	
10	DDM	PB10	_	
11	DDP	PB11	_	In Matrix User Interface Registers
7	TCK/SWCLK	PB7	_	(Refer to the System I/O Configuration Register in Section 25, "Bus Matrix (MATRIX)".)
6	TMS/SWDIO	PB6	_	
5	TDO/TRACESWO	PB5	_	
4	TDI	PB4	_	
_	PA7	XIN32	_	(2)
_	PA8	XOUT32	_	
_	PB9	XIN	_	(3)
_	PB8	XOUT	_	

 Table 6-1.
 System I/O Configuration Pin List

Notes: 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode,

- 2. Refer to "Slow Clock Generator" in Section 18. "Supply Controller (SUPC)".
- 3. Refer to the 3 to 20 MHZ crystal oscillator information in Section 29. "Power Management Controller (PMC)".

# 6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 13.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to Section 13. "Debug and Test Features".

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX\_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAG pin and PA7 pin are used to select the JTAG Boundary Scan when asserted JTAGSEL at a high level and PA7 at low level. It integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to Section 13. "Debug and Test Features".



# 16.6.10 RTC Interrupt Disable Register

Name:	RTC_IDR						
Address:	0x400E1484						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	-	-	_	-	_	-	-
15	14	13	12	11	10	9	8
_	—	-	-	—	—	—	-
7	6	5	4	3	2	1	0
_	-	TDERRDIS	CALDIS	TIMDIS	SECDIS	ALRDIS	ACKDIS

#### • ACKDIS: Acknowledge Update Interrupt Disable

0: No effect.

1: The acknowledge for update interrupt is disabled.

# • ALRDIS: Alarm Interrupt Disable

0: No effect.

1: The alarm interrupt is disabled.

# • SECDIS: Second Event Interrupt Disable

0: No effect.

1: The second periodic interrupt is disabled.

# • TIMDIS: Time Event Interrupt Disable

0: No effect.

1: The selected time event interrupt is disabled.

# • CALDIS: Calendar Event Interrupt Disable

0: No effect.

1: The selected calendar event interrupt is disabled.

# • TDERRDIS: Time and/or Date Error Interrupt Disable

0: No effect.

1: The time and date error interrupt is disabled.



# 22.5.1 Cache Controller Type Register

Name:	CMCC_TYPE						
Address: (	0x4007C000						
Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	_
	-						
23	22	21	20	19	18	17	16
-	_	-	_	_	-	-	-
	-						
15	14	13	12	11	10	9	8
-			CLSIZE			CSIZE	
7	6	5	4	3	2	1	0
LCKDOWN	WAY	NUM	RRP	LRUP	RANDP	GCLK	AP

#### AP: Access Port Access Allowed

0: Access Port Access is disabled.

1: Access Port Access is enabled.

#### • GCLK: Dynamic Clock Gating Supported

0: Cache controller does not support clock gating.

1: Cache controller uses dynamic clock gating.

# RANDP: Random Selection Policy Supported

0: Random victim selection is not supported.

1: Random victim selection is supported.

# • LRUP: Least Recently Used Policy Supported

0: Least Recently Used Policy is not supported.

1: Least Recently Used Policy is supported.

# RRP: Random Selection Policy Supported

- 0: Random Selection Policy is not supported.
- 1: Random Selection Policy is supported.

#### • WAYNUM: Number of Ways

Value	Name	Description
0	DMAPPED	Direct Mapped Cache
1	ARCH2WAY	2-way set associative
2	ARCH4WAY	4-way set associative
3	ARCH8WAY	8-way set associative

# 25.8.2 Bus Matrix Slave Configuration Registers

Name:	MATRIX_SCFG0MATRIX_SCFG4						
Address:	0x400E0240						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	AR	BT
23	22	21	20	19	18	17	16
-	-	-		FIXED_DEFMSTR	2	DEFMST	R_TYPE
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
			SLOT_	CYCLE			

# • SLOT\_CYCLE: Maximum Number of Allowed Cycles for a Burst

When the SLOT\_CYCLE limit is reach for a burst, it may be broken by another master trying to access this slave.

This limit has been placed to avoid locking very slow slaves when very long bursts are used.

This limit should not be very small. An unreasonably small value will break every burst and the Bus Matrix will spend its time to arbitrate without performing any data transfer. 16 cycles is a reasonable value for SLOT\_CYCLE.

# • DEFMSTR\_TYPE: Default Master Type

Value	Name	Description
0		At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.
0	NO_DEFAULI	This results in having a one cycle latency for the first access of a burst transfer or for a single access.
1	LAST	At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.
1	LAST	This results in not having the one cycle latency when the last master tries to access the slave again.
2	FIXED	At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.
		This results in not having the one cycle latency when the fixed master tries to access the slave again.

# • FIXED\_DEFMSTR: Fixed Default Master

This is the number of the default master for this slave. Only used if DEFMSTR\_TYPE is 2. Specifying the number of a master which is not connected to the selected slave is equivalent to setting DEFMSTR\_TYPE to 0.

# ARBT: Arbitration Type

Value	Name	Description
0	ROUND_ROBIN	Round-robin arbitration
1	FIXED_PRIORITY	Fixed priority arbitration

# 31.3 Block Diagram

Figure 31-1. Block Diagram



	Table 31-1.	Signal Description
--	-------------	--------------------

Signal Name	Signal Description	Signal Type
PIODCCLK	Parallel Capture Mode Clock	Input
PIODC[7:0]	Parallel Capture Mode Data	Input
PIODCEN1	Parallel Capture Mode Data Enable 1	Input
PIODCEN2	Parallel Capture Mode Data Enable 2	Input

# 31.6.47 PIO Write Protection Status Register

Name:	PIO_WPSR						
Address:	0x400E0EE8 (P	IOA), 0x400E10	DE8 (PIOB), 0x4	400E12E8 (PIO	C)		
Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
			WPV	′SRC			
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	—	—	—	—	—	—	WPVS

# • WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PIO\_WPSR.

1: A write protection violation has occurred since the last read of the PIO\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

# • WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



Figure 33-9 shows the behavior of Transmission Register Empty (TXEMPTY), End of RX buffer (ENDRX), End of TX buffer (ENDTX), RX Buffer Full (RXBUFF) and TX Buffer Empty (TXBUFE) status flags within the SPI\_SR during an 8-bit data transfer in Fixed mode with the PDC involved. The PDC is programmed to transfer and receive three units of data. The next pointer and counter are not used. The RDRF and TDRE are not shown because these flags are managed by the PDC when using the PDC.



#### Figure 33-9. PDC Status Register Flags Behavior

#### 33.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the peripheral clock by a value between 1 and 255.

If the SCBR field in the SPI\_CSR is programmed to 1, the operating baud rate is peripheral clock (see the electrical characteristics section for the SPCK maximum frequency). Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it to a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in the SCBR field. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.

#### 33.7.3.4 Transfer Delays

Figure 33-10 shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

- Delay between the chip selects—programmable only once for all chip selects by writing the DLYBCS field in the SPI\_MR. The SPI slave device deactivation delay is managed through DLYBCS. If there is only one SPI slave device connected to the master, the DLYBCS field does not need to be configured. If several slave devices are connected to a master, DLYBCS must be configured depending on the highest deactivation delay. Refer to the SPI slave device electrical characteristics.
- Delay before SPCK—independently programmable for each chip select by writing the DLYBS field. The SPI slave device activation delay is managed through DLYBS. Refer to the SPI slave device electrical characteristics to define DLYBS.

# Atmel

# Clock Synchronization/Stretching

In both Read and Write modes, it may occur that TWI\_THR/TWI\_RHR buffer is not filled /emptied before transmission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching/synchronization mechanism is implemented.

#### **Clock Stretching in Read Mode**

The clock is tied low during the acknowledge phase if the internal shifter is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the internal shifter is loaded.

Figure 34-27 describes clock stretching in Read mode.



#### Figure 34-27. Clock Stretching in Read Mode

- Notes: 1. TXRDY is reset when data has been written in the TWI\_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.
  - 2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED\_START + an address different from SADR.
  - 3. SCLWS is automatically set when the clock stretching mechanism is started.

# 34.8 Two-wire Interface (TWI) User Interface

Offset	Register	Name	Access	Reset
0x00	Control Register	TWI_CR	Write-only	-
0x04	Master Mode Register	TWI_MMR	Read/Write	0x0000000
0x08	Slave Mode Register	TWI_SMR	Read/Write	0x00000000
0x0C	Internal Address Register	TWI_IADR	Read/Write	0x0000000
0x10	Clock Waveform Generator Register	TWI_CWGR	Read/Write	0x00000000
0x14–0x1C	Reserved	_	-	_
0x20	Status Register	TWI_SR	Read-only	0x0000F009
0x24	Interrupt Enable Register	TWI_IER	Write-only	-
0x28	Interrupt Disable Register	TWI_IDR	Write-only	-
0x2C	Interrupt Mask Register	TWI_IMR	Read-only	0x0000000
0x30	Receive Holding Register	TWI_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWI_THR	Write-only	-
0xEC-0xFC	Reserved	_	_	_
0x100–0x128	Reserved for PDC registers	_	_	_

#### Table 34-7. Register Mapping

Note: All unlisted offset values are considered as "reserved".



# 34.8.10 TWI Receive Holding Register

Name:	TWI_RHR						
Address:	0x40018030 (0),	0x4001C030 (	1)				
Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
	-						
23	22	21	20	19	18	17	16
-	_	-	-	-	-	-	-
	-		-				-
15	14	13	12	11	10	9	8
-	_	-	—	-	-	-	-
7	6	5	4	3	2	1	0
			RXE	DATA			

• RXDATA: Master or Slave Receive Holding Data

# 36.6 Functional Description

# 36.6.1 Baud Rate Generator

The baud rate generator provides the bit period clock, also named the baud rate clock, to both the receiver and the transmitter.

The baud rate generator clock source is selected by configuring the USCLKS field in the USART Mode Register (US\_MR) to one of the following:

- The peripheral clock
- A division of the peripheral clock, where the divider is product-dependent, but generally set to 8
- The external clock, available on the SCK pin

The baud rate generator is based upon a 16-bit divider, which is programmed with the CD field of the Baud Rate Generator register (US\_BRGR). If a 0 is written to CD, the baud rate generator does not generate any clock. If a 1 is written to CD, the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a peripheral clock period. The frequency of the signal provided on SCK must be at least 3 times lower than the frequency provided on the peripheral clock in USART mode (field USART\_MODE differs from 0xE or 0xF), or 6 times lower in SPI mode (field USART\_MODE equals 0xE or 0xF).

#### Figure 36-2. Baud Rate Generator



#### 36.6.1.1 Baud Rate in Asynchronous Mode

If the USART is programmed to operate in Asynchronous mode, the selected clock is first divided by CD, which is field programmed in the US\_BRGR. The resulting clock is provided to the receiver as a sampling clock and then divided by 16 or 8, depending on how the OVER bit in the US\_MR is programmed.

If OVER is set, the receiver sampling is eight times higher than the baud rate clock. If OVER is cleared, the sampling is performed at 16 times the baud rate clock.

The baud rate is calculated as per the following formula:

$$Baudrate = \frac{SelectedClock}{(8(2 - Over)CD)}$$

This gives a maximum baud rate of peripheral clock divided by 8, assuming that the peripheral clock is the highest possible clock and that the OVER bit is set.

# Atmel

# 36.7.6 USART Interrupt Enable Register (SPI\_MODE)

US\_IER (SPI\_MODE)

Address:	0x40024008 (0),	, 0x40028008 (*	1)				
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	—	—	Ι	Ι	—	—
23	22	21	20	19	18	17	16
_	-	—	—	-	-	—	—
15	14	13	12	11	10	9	8
-	-	-	RXBUFF	TXBUFE	UNRE	TXEMPTY	—
7	6	5	4	3	2	1	0
-	-	OVRE	ENDTX	ENDRX	-	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the USART Mode Register.

The following configuration values are valid for all listed bit names of this register:

0: No effect

Name:

- 1: Enables the corresponding interrupt.
- RXRDY: RXRDY Interrupt Enable
- TXRDY: TXRDY Interrupt Enable
- ENDRX: End of Receive Buffer Interrupt Enable
- ENDTX: End of Transmit Buffer Interrupt Enable
- OVRE: Overrun Error Interrupt Enable
- TXEMPTY: TXEMPTY Interrupt Enable
- UNRE: SPI Underrun Error Interrupt Enable
- TXBUFE: Transmit Buffer Empty Interrupt Enable
- RXBUFF: Receive Buffer Full Interrupt Enable

# 36.7.17 USART Transmitter Timeguard Register

Name:	US_TTGR						
Address:	0x40024028 (0),	, 0x40028028 (*	1)				
Access:	Read/Write						
31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	—
	-	-	-	-		-	-
23	22	21	20	19	18	17	16
_	-	-	-	-	Ι	Ι	—
	-	-	-	-			
15	14	13	12	11	10	9	8
-	-	-	—	-	-	-	—
7	6	5	4	3	2	1	0
			Т	G			

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

# • TG: Timeguard Value

0: The transmitter timeguard is disabled.

1–255: The transmitter timeguard is enabled and TG is Timeguard Delay / Bit Period.

# 37.7.5 TC Counter Value Register

Name: TC\_CVx [x=0..2]

Address: 0x40010010 (0)[0], 0x40010050 (0)[1], 0x40010090 (0)[2], 0x40014010 (1)[0], 0x40014050 (1)[1], 0x40014090 (1)[2]

Access:	Read-only						
31	30	29	28	27	26	25	24
			C	V			
23	22	21	20	19	18	17	16
			C	V			
15	14	13	12	11	10	9	8
			C	V			
7	6	5	4	3	2	1	0
			C	V			

# • CV: Counter Value

CV contains the counter value in real time.

IMPORTANT: For 16-bit channels, CV field size is limited to register bits 15:0.

Atmel

# 37.7.13 TC Block Control Register

Name:	TC_BCR						
Address:	0x400100C0 (0), 0x400140C0 (1)						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	—	—	—	—	_	-
23	22	21	20	19	18	17	16
_	-	—	—	—	—	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	Ι	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SYNC

# • SYNC: Synchro Command

0: No effect.

1: Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.



# 38. High Speed Multimedia Card Interface (HSMCI)

# 38.1 Description

The High Speed Multimedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

The HSMCI includes a command register, response registers, data registers, timeout counters and error detection logic that automatically handle the transmission of commands and, when required, the reception of the associated responses and data with a limited processor overhead.

The HSMCI supports stream, block and multi block data read and write, and is compatible with the Peripheral DMA Controller (PDC) Channels, minimizing processor intervention for large buffer transfers.

The HSMCI operates at a rate of up to Master Clock divided by 2 and supports the interfacing of slot(s). Each slot may be used to interface with a High Speed MultiMedia Card bus (up to 30 Cards) or with an SD Memory Card. A bit field in the SD Card Register performs this selection.

The SD Memory Card communication is based on a 9-pin interface (clock, command, four data and three power lines) and the High Speed MultiMedia Card on a 7-pin interface (clock, command, one data, three power lines and one reserved for future use).

The SD Memory Card interface also supports High Speed MultiMedia Card operations. The main differences between SD and High Speed MultiMedia Cards are the initialization process and the bus topology.

HSMCI fully supports CE-ATA Revision 1.1, built on the MMC System Specification v4.0. The module includes dedicated hardware to issue the command completion signal and capture the host command completion signal disable.

# 38.2 Embedded Characteristics

- Compatible with MultiMedia Card Specification Version 4.3
- Compatible with SD Memory Card Specification Version 2.0
- Compatible with SDIO Specification Version 2.0
- Compatible with CE-ATA Specification 1.1
- Cards Clock Rate Up to Master Clock Divided by 2
- Boot Operation Mode Support
- High Speed Mode Support
- Embedded Power Management to Slow Down Clock Rate When Not Used
- Supports 1 Multiplexed Slot(s)
  - Each Slot for either a High Speed MultiMedia Card Bus (Up to 30 Cards) or an SD Memory Card
- Support for Stream, Block and Multi-block Data Read and Write
- Supports Connection to Peripheral DMA Controller (PDC)
  - Minimizes Processor Intervention for Large Buffer Transfers
- Built in FIFO (from 16 to 256 bytes) with Large Memory Aperture Supporting Incremental Access
- Support for CE-ATA Completion Signal Disable Command
- Protection Against Unexpected Modification On-the-Fly of the Configuration Registers

# 41.7.9 ACC Write Protection Status Register

Name:	ACC_WPSR						
Address: (	0x400400E8						
Access:	Read-only						
31	30	29	28	27	26	25	24
-	-	-	_	-	-	_	-
23	22	21	20	19	18	17	16
_	—	_	—	—	—	_	—
15	14	13	12	11	10	9	8
_	-	_	-	-	—	-	—
7	6	5	4	3	2	1	0
_	_	_	—	—	—	_	WPVS

# • WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of ACC\_WPSR.

1: A write protection violation (WPEN = 1) has occurred since the last read of ACC\_WPSR.



# 42.7.6 ADC Channel Disable Register

Name:	ADC_CHDR						
Address:	0x40038014						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	-
23	22	21	20	19	18	17	16
-	—	-	-	—	-	-	-
15	14	13	12	11	10	9	8
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

# • CHx: Channel x Disable

0: No effect.

1: Disables the corresponding channel.

**Warning:** If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and corresponding EOCx and GOVRE flags in ADC\_ISR and OVREx flags in ADC\_OVER are unpredictable.

# 44.12.9 Embedded Flash Characteristics

The maximum operating frequency given in Table 44-73 is limited by the embedded Flash access time when the processor is fetching code out of it. The table provides the device maximum operating frequency defined by the value of the field FWS in the EEFC\_FMR. This field defines the number of wait states required to access the embedded Flash memory.

The embedded Flash is fully tested during production test. The Flash contents are not set to a known state prior to shipment. Therefore, the Flash contents should be erased prior to programming an application.

			Maximum Operatin	Maximum Operating Frequency (MHz)			
		VDDCO	RE 1.08V	VDDCC	RE 1.2V		
FWS	Read Operations	VDDIO 1.62-3.6 V	VDDIO 2.7–3.6 V	VDDIO 1.62–3.6 V	VDDIO 2.7–3.6 V		
0	1 cycle	16	20	17	21		
1	2 cycles	33	40	34	42		
2	3 cycles	50	60	52	63		
3	4 cycles	67	80	69	84		
4	5 cycles	84	100	87	105		
5	6 cycles	100	_	104	120		

#### Table 44-73.Embedded Flash Wait State at 105°C

#### Table 44-74. AC Flash Characteristics

Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit	
	Erase Page Mode	-	10	50	ms	
Program Cycle Time	Erase Block Mode (by 4 Kbytes)	_	50	200	ms	
	Erase Sector Mode	-	400	950	ms	
Erase Pin Assertion Time	Erase pin high	220	-	-	ms	
	1 Mbyte	_	9	18		
Full Chip Frees	512 Kbytes	-	5.5	11		
	256 Kbytes	_	3	6	- S -	
	128 Kbytes	_	2	4		
Data Retention	Not powered or powered	-	20	_	years	
	1 word changed in the page	-	-	75	μs	
	2 words changed in the page	_	_	120	μs	
Daga Dragram Tima <sup>(2)</sup>	4 words changed in the page	-	-	210	μs	
Page Program Time	16 words changed in the page	-	-	740	μs	
	32 words changed in the page	_	_	1.45	ms	
	Full page	-	-	3	ms	
Endurance	Write/Erase cycles per page, block or sector @ 85°C	10k	-	_	ovelee	
Endurance	Write/Erase cycles per page, block or sector @ 50°C	50k	-	-	cycles	

Notes: 1. Only the read operation is characterized between -40 and 105 °C. Other operations are characterized between -40 and 85 °C.

2. All bits in the word(s) are set to 0.



#### Table 49-6. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 12. "ARM Cortex-M4 Processor"
	Section 12.5.3 "Power Management Programming Hints": in 2nd instruction line, replaced "WFE(void)" with "WFI(void)" to match 'Wait For Interrupt' and in 2nd instruction line, replaced "WFE(void)" with "WFI(void)" to match 'Wait For Interrupt'
	Section 12.9.1.2 "CPUID Base Register": updated 'Constant' field description
	Section 12.9.1.5 "Application Interrupt and Reset Control Register": updated 'VECTCLRACTIVE' and 'VECTRESET' field descriptions
	Section 12.9.1.7 "Configuration and Control Register": updated 'USERSETMPEND' field description
	Section 12.9.1.16 "MemManage Fault Address Register": updated 'ADDRESS' field description
	Section 12.9.1.17 "Bus Fault Address Register": updated 'ADDRESS' field description
	Section 12.10.1.1 "SysTick Control and Status": updated 'TICKINT' and 'ENABLE' field descriptions
	Section 12.10.1.2 "SysTick Reload Value Registers": updated 'RELOAD' field description
	Section 12.10.1.3 "SysTick Current Value Register": updated 'CURRENT' field description
	Section 12.10.1.4 "SysTick Calibration Value Register": updated register reset value; updated 'TENMS' and 'SKEW' field descriptions.
	Section 12.11.2.2 "MPU Control Register": updated 'ENABLE' field description.
	Section 12.11.2.3 "MPU Region Number Register": updated 'REGION' field description.
	Updated Section 12.11.2.4 "MPU Region Base Address Register".
	Added Section 12.11.2.6 "MPU Region Base Address Register Alias 1"to Section 12.11.2.11 "MPU Region Attribute and Size Register Alias 3".
	Corrected "Sterling Pound" symbol (£) to "less than or equal to" symbol ( $\leq$ ) in operation description in Section 12.6.7 "Saturating Instructions".
	Table 12-30 "Mapping of Interrupts to the Interrupt Variables": updated count range in "Interrupts" column.
	Section 14. "Reset Controller (RSTC)"
	Figure 14-3 "General Reset State": replaced "backup_nreset" with "vddbu_nreset".
	Section 14.4.2.2 "NRST External Reset Control": replaced "ext_nreset" with "exter_nreset".
	Section 14.4.4.2 "Backup Reset": replaced "core_backup_reset" with "vddcore_nreset"; reworded content to improve comprehension.
	RSTTYP information corrected in Section 14.4.6 "Reset Controller Status Register".
	Section 14.5.1 "Reset Controller Control Register": updated EXTRST value 1 description (deleted phrase "and resets the processor and the peripherals").
	Section 14.5.3 "Reset Controller Mode Register": inserted sentence "This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR)."
	Section 15. "Real-time Timer (RTT)"
	Figure 15-1 "Real-time Timer": replaced "16-bit Divider" with "16-bit Prescaler.
	Revised Section 15.4 "Functional Description".
	Section 15.5.4 "Real-time Timer Status Register": updated RTTINC bit description.

Atmel