



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	EBI/EMI, I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4s4cb-cn

1. Configuration Summary

The SAM4S series devices differ in memory size, package and features. Table 1-1 and Table 1-2 summarize the configurations of the device family.

Table 1-1. Configuration Summary for SAM4SD32/SD16/SA16/S16 Devices

Feature	SAM4SD32C	SAM4SD32B	SAM4SD16C	SAM4SD16B	SAM4SA16C	SAM4SA16B	SAM4S16C	SAM4S16B
Flash	2 x 1024 Kbytes	2 x 1024 Kbytes	2 x 512 Kbytes	2 x 512 Kbytes	1024 Kbytes	1024 Kbytes	1024 Kbytes	1024 Kbytes
SRAM	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	128 Kbytes	128 Kbytes
HCACHE	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	_	_
Package	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64
Number of PIOs	79	47	79	47	79	47	79	47
External Bus Interface	8-bit data, 4 chip selects, 24-bit address	_	8-bit data, 4 chip selects, 24-bit address	_	8-bit data, 4 chip selects, 24-bit address	-	8-bit data, 4 chip selects, 24-bit address	-
12-bit ADC	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾
12-bit DAC	2 ch.	2 ch.	2 ch.	2 ch.	2 ch.	2 ch.	2 ch.	2 ch.
Timer Counter Channels	6	6 ⁽²⁾	6	6 ⁽²⁾	6	6 ⁽²⁾	6	6 ⁽²⁾
PDC Channels	22	22	22	22	22	22	22	22
USART/UART	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾
HSMCI	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits

Table 1-2. Configuration Summary for SAM4S8/S4/S2 Devices

Feature	SAM4S8C	SAM4S8B	SAM4S4C	SAM4S4B	SAM4S4A	SAM4S2C	SAM4S2B	SAM4S2A
Flash	512 Kbytes	512 Kbytes	256 Kbytes	256 Kbytes	256 Kbytes	128 Kbytes	128 Kbytes	128 Kbytes
SRAM	128 Kbytes	128 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes
HCACHE	_	_	_	_	_	_	-	-
Package	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP48 QFN48	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP48 QFN48
Number of PIOs	79	47	79	47	34	79	47	34
External Bus Interface	8-bit data, 4 chip selects, 24-bit address	-	8-bit data, 4 chip selects, 24-bit address	-	_	8-bit data, 4 chip selects, 24-bit address	_	_
12-bit ADC	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	8 ch.	16 ch. ⁽¹⁾	16 ch. ⁽¹⁾	8 ch
12-bit DAC	2 ch.	2 ch.	2 ch.	2 ch.	_	2 ch.	2 ch.	_
Timer Counter Channels	6	6 ⁽²⁾	6	6 ⁽²⁾	6 ⁽²⁾	6	6 ⁽²⁾	6 ⁽²⁾
PDC Channels	22	22	22	22	22	22	22	22
USART/UART	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/1	2/2 ⁽³⁾	2/2 ⁽³⁾	2/1
HSMCI	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	1 port, 4 bits	-	1 port, 4 bits	1 port, 4 bits	-

Notes: 1. One channel is reserved for internal temperature sensor.

- 2. Three TC channels are reserved for internal use.
- 3. Full modem support on USART1.



12.4.1.16 Control Register

Name: CONTROL
Access: Read/Write
Reset: 0x0000000000

31	30	29	28	27	26	25	24
			-	-			
23	22	21	20	19	18	17	16
				-			
15	14	13	12	11	10	9	8
				-			
7	6	5	4	3	2	1	0
		_			-	SPSEL	nPRIV

The Control Register controls the stack used and the privilege level for software execution when the processor is in Thread mode.

• SPSEL: Active Stack Pointer

Defines the current stack:

0: MSP is the current stack pointer.

1: PSP is the current stack pointer.

In Handler mode, this bit reads as zero and ignores writes. The Cortex-M4 updates this bit automatically on exception return.

• nPRIV: Thread Mode Privilege Level

Defines the Thread mode privilege level:

0: Privileged.

1: Unprivileged.

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the Control Register when in Handler mode. The exception entry and return mechanisms update the Control Register based on the EXC_RETURN value.

In an OS environment, ARM recommends that threads running in Thread mode use the process stack, and the kernel and exception handlers use the main stack.

By default, the Thread mode uses the MSP. To switch the stack pointer used in Thread mode to the PSP, either:

- Use the MSR instruction to set the Active stack pointer bit to 1, see "MSR", or
- Perform an exception return to Thread mode with the appropriate EXC_RETURN value, see Table 12-10.

Note: When changing the stack pointer, the software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer. See "ISB".



12.6.6.6 SMLSD and SMLSLD

Signed Multiply Subtract Dual and Signed Multiply Subtract Long Dual

Syntax

$$op\{X\}\{cond\}\ Rd$$
, Rn, Rm, Ra

where:

op is one of:

SMLSD Signed Multiply Subtract Dual.

SMLSDX Signed Multiply Subtract Dual Reversed.

SMLSLD Signed Multiply Subtract Long Dual.

SMLSLDX Signed Multiply Subtract Long Dual Reversed.

SMLAW Signed Multiply Accumulate (word by halfword).

If X is present, the multiplications are bottom \times top and top \times bottom. If the X is omitted, the multiplications are bottom \times bottom and top \times top.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Ra is the register holding the accumulate value.

Operation

The SMLSD instruction interprets the values from the first and second operands as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the signed accumulate value to the result of the subtraction.
- Writes the result of the addition to the destination register.

The SMLSLD instruction interprets the values from Rn and Rm as four signed halfwords.

This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the 64-bit value in RdHi and RdLo to the result of the subtraction.
- Writes the 64-bit result of the addition to the RdHi and RdLo.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

For the Thumb instruction set, these instructions do not affect the condition code flags.

Examples

```
SMLSD R0, R4, R5, R6; Multiplies bottom halfword of R4 with bottom; halfword of R5, multiplies top halfword of R4
```



12.11.2.11 MPU Region Attribute and Size Register Alias 3

Name: MPU_RASR_A3

Access: Read/Write

31	30	29	28	27	26	25	24
_	-	-	XN	-		AP	
23	22	21	20	19	18	17	16
_	-		TEX		S	С	В
15	14	13	12	11	10	9	8
			SR	RD			
7	6	5	4	3	2	1	0
_	-			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

· S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.

When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP.

Table 13-2. SWJ-DP Pin List

Pin Name	JTAG Port	Serial Wire Debug Port
TMS/SWDIO	TMS	SWDIO
TCK/SWCLK	TCK	SWCLK
TDI	TDI	-
TDO/TRACESWO	TDO	TRACESWO (optional: trace)

SW-DP or JTAG-DP mode is selected when JTAGSEL is low. It is not possible to switch directly between SWJ-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

13.5.3.1 SW-DP and JTAG-DP Selection Mechanism

Debug port selection mechanism is done by sending specific **SWDIOTMS** sequence. The JTAG-DP is selected by default after reset.

- Switch from JTAG-DP to SW-DP. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 0111100111100111 (0x79E7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
- Switch from SWD to JTAG. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 00111100111 (0x3CE7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1

13.5.4 FPB (Flash Patch Breakpoint)

The FPB:

- Implements hardware breakpoints
- Patches code and data from code space to system space.

The FPB unit contains:

- Two literal comparators for matching against literal loads from Code space, and remapping to a corresponding area in System space.
- Six instruction comparators for matching against instruction fetches from Code space and remapping to a corresponding area in System space.
- Alternatively, comparators can also be configured to generate a Breakpoint instruction to the processor core
 on a match.

13.5.5 DWT (Data Watchpoint and Trace)

The DWT contains four comparators which can be configured to generate the following:

- PC sampling packets at set intervals
- PC or Data watchpoint packets
- Watchpoint event to halt core



15.5.3 Real-time Timer Value Register

Name: RTT_VR

Address: 0x400E1438

Access: Read-only

	,						
31	30	29	28	27	26	25	24
			CR	TV			
23	22	21	20	19	18	17	16
	CRTV						
15	14	13	12	11	10	9	8
			CR	:TV			
7	6	5	4	3	2	1	0
			CR	RTV			

• CRTV: Current Real-time Value

Returns the current value of the Real-time Timer.

Note: As CRTV can be updated asynchronously, it must be read twice at the same value.



18.5.8 Supply Controller Status Register

Name: SUPC_SR
Address: 0x400E1424
Access: Read-only

	•						
31	30	29	28	27	26	25	24
WKUPIS15	WKUPIS14	WKUPIS13	WKUPIS12	WKUPIS11	WKUPIS10	WKUPIS9	WKUPIS8
23	22	21	20	19	18	17	16
WKUPIS7	WKUPIS6	WKUPIS5	WKUPIS4	WKUPIS3	WKUPIS2	WKUPIS1	WKUPIS0
	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	LPDBCS1	LPDBCS0	_	_	_	_	_
7	6	5	4	3	2	1	0
OSCSEL	SMOS	SMS	SMRSTS	BODRSTS	SMWS	WKUPS	_

Note: Because of the asynchronism between the Slow Clock (SLCK) and the System Clock (MCK), the status register flag reset is taken into account only 2 slow clock cycles after the read of the SUPC_SR.

This register is located in the VDDIO domain.

WKUPS: WKUP Wake-up Status (cleared on read)

0 (NO): No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.

SMWS: Supply Monitor Detection Wake-up Status (cleared on read)

0 (NO): No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.

1 (PRESENT): At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC SR.

• BODRSTS: Brownout Detector Reset Status (cleared on read)

0 (NO): No core brownout rising edge event has been detected since the last read of the SUPC_SR.

1 (PRESENT): At least one brownout output rising edge event has been detected since the last read of the SUPC_SR.

When the voltage remains below the defined threshold, there is no rising edge event at the output of the brownout detection cell. The rising edge event occurs only when there is a voltage transition below the threshold.

SMRSTS: Supply Monitor Reset Status (cleared on read)

0 (NO): No supply monitor detection has generated a core reset since the last read of the SUPC_SR.

1 (PRESENT): At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR.

SMS: Supply Monitor Status (cleared on read)

0 (NO): No supply monitor detection since the last read of SUPC_SR.

1 (PRESENT): At least one supply monitor detection since the last read of SUPC_SR.

SMOS: Supply Monitor Output Status

0 (HIGH): The supply monitor detected VDDIO higher than its threshold at its last measurement.

1 (LOW): The supply monitor detected VDDIO lower than its threshold at its last measurement.

20.5 Enhanced Embedded Flash Controller (EEFC) User Interface

The User Interface of the Embedded Flash Controller (EEFC) is integrated within the System Controller with base address 0x400E0A00.

Table 20-6. Register Mapping

Offset	Register	Name	Access	Reset State
0x00	EEFC Flash Mode Register	EEFC_FMR	Read/Write	0x0400_0000
0x04	EEFC Flash Command Register	EEFC_FCR	Write-only	_
0x08	EEFC Flash Status Register	EEFC_FSR	Read-only	0x0000_0001
0x0C	EEFC Flash Result Register	EEFC_FRR	Read-only	0x0
0x10-0x14	Reserved	_	_	_
0x18-0xE4	Reserved	_	_	_

Table 29-3. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x0110	Oscillator Calibration Register	PMC_OCR	Read/Write	0x0040_4040
0x114-0x120	Reserved	-	_	-
0134-0x144	Reserved	-	_	_

Note: If an offset is not listed in the table it must be considered as "reserved".

29.17.19PMC Fast Startup Polarity Register

Name: PMC FSPR Address: 0x400E0474 Access: Read/Write 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 12 10 9 8 14 13 11 FSTP15 FSTP14 FSTP13 FSTP12 FSTP11 FSTP10 FSTP9 FSTP8 7 6 5 4 3 2 0 1 FSTP7 FSTP6 FSTP5 FSTP4 FSTP3 FSTP2 FSTP1 FSTP0

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• FSTPx: Fast Startup Input Polarityx

Defines the active polarity of the corresponding wake-up input. If the corresponding wake-up input is enabled and at the FSTP level, it enables a fast restart signal.

34.6 Product Dependencies

34.6.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWI, the user must program the PIO Controller to dedicate TWD and TWCK as peripheral lines.

The user must not program TWD and TWCK as open-drain. This is already done by the hardware.

Table 34-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TWI0	TWCK0	PA4	Α
TWI0	TWD0	PA3	Α
TWI1	TWCK1	PB5	Α
TWI1	TWD1	PB4	Α

34.6.2 Power Management

The TWI may be clocked through the Power Management Controller (PMC), thus the user must first configure the PMC to enable the TWI clock.

34.6.3 Interrupt Sources

The TWI has an interrupt line connected to the Interrupt Controller. In order to handle interrupts, the Interrupt Controller must be programmed before configuring the TWI.

Table 34-5. Peripheral IDs

Instance	ID
TWI0	19
TWI1	20

34.7 Functional Description

34.7.1 Transfer Format


The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited (see Figure 34-3).

Each transfer begins with a START condition and terminates with a STOP condition (see Figure 34-2).

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines the STOP condition.



Figure 34-22. Multi-master Flowchart



34.7.5 Slave Mode

34.7.5.1 Definition

Slave mode is defined as a mode where the device receives the clock and the address from another device called the master.



36.6.8 SPI Mode

The Serial Peripheral Interface (SPI) mode is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turns being masters and one master may simultaneously shift data into multiple slaves. (Multiple master protocol is the opposite of single master protocol, where one CPU is always the master while all of the others are always slaves.) However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when its NSS signal is asserted by the master. The USART in SPI Master mode can address only one SPI slave because it can generate only one NSS signal.

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input of the slave.
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The
 master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is
 transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

36.6.8.1 Modes of Operation

The USART can operate in SPI Master mode or in SPI Slave mode.

Operation in SPI Master mode is programmed by writing 0xE to the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS

Operation in SPI Slave mode is programmed by writing to 0xF the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredictable behavior, any change of the SPI mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See Section 36.6.8.4).

36.6.8.2 Baud Rate

In SPI mode, the baud rate generator operates in the same way as in USART Synchronous mode. See Section 36.6.1.3 "Baud Rate in Synchronous Mode or SPI Mode". However, there are some restrictions:

In SPI Master mode:

- The external clock SCK must not be selected (USCLKS ≠ 0x3), and the bit CLKO must be set to 1 in the US_MR, in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD must be superior or equal to 6.



• FCS: Force SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is not transmitting, in order to address SPI slave devices supporting the CSAAT mode (Chip Select Active After Transfer).

• RCS: Release SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Releases the Slave Select Line NSS (RTS pin).



39.7.31 PWM Write Protection Status Register

PWM WPSR Name: Address: 0x400200E8

Access:	Read-only									
31	30	29	28	27	26	25	24			
	WPVSRC									
23	22	21	20	19	18	17	16			
	WPVSRC									
15	14	13	12	11	10	9	8			
_	_	WPHWS5	WPHWS4	WPHWS3	WPHWS2	WPHWS1	WPHWS0			
7	6	5	4	3	2	1	0			
WPVS	_	WPSWS5	WPSWS4	WPSWS3	WPSWS2	WPSWS1	WPSWS0			

WPSWSx: Write Protect SW Status

0: The SW write protection x of the register group x is disabled.

1: The SW write protection x of the register group x is enabled.

. WPHWSx: Write Protect HW Status

0: The HW write protection x of the register group x is disabled.

1: The HW write protection x of the register group x is enabled.

WPVS: Write Protect Violation Status

0: No write protection violation has occurred since the last read of the PWM_WPSR.

1: At least one write protection violation has occurred since the last read of the PWM WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

WPVSRC: Write Protect Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

39.7.38 PWM Channel Duty Cycle Update Register

Name: PWM_CDTYUPDx [x=0..3]

Address: 0x40020208 [0], 0x40020228 [1], 0x40020248 [2], 0x40020268 [3]

Access: Write-only.

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	-	_	
23	22	21	20	19	18	17	16	
	CDTYUPD							
15	14	13	12	11	10	9	8	
	CDTYUPD							
7	6	5	4	3	2	1	0	
CDTYUPD								

This register acts as a double buffer for the CDTY value. This prevents an unexpected waveform when modifying the waveform duty-cycle.

Only the first 16 bits (channel counter size) are significant.

• CDTYUPD: Channel Duty-Cycle Update

Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM_CPRDx).

40.6.3.7 Receiving a Host Resume

In suspend mode, a resume event on the USB bus line is detected asynchronously, transceiver and clocks are disabled (however the pull-up shall not be removed).

Once the resume is detected on the bus, the WAKEUP signal in the UDP_ISR is set. It may generate an interrupt if the corresponding bit in the UDP_IMR is set. This interrupt may be used to wake up the core, enable PLL and main oscillators and configure clocks.

Warning: Read, write operations to the UDP registers are allowed only if MCK is enabled for the UDP peripheral. MCK for the UDP must be enabled before clearing the WAKEUP bit in the UDP_ICR and clearing TXVDIS in the UDP_TXVC register.

40.6.3.8 Sending a Device Remote Wakeup Request

In Suspend state it is possible to wake up the host sending an external resume.

- The device must wait at least 5 ms after being entered in suspend before sending an external resume.
- The device has 10 ms from the moment it starts to drain current and it forces a K state to resume the host.
- The device must force a K state from 1 to 15 ms to resume the host

Before sending a K state to the host, MCK, UDPCK and the transceiver must be enabled. Then to enable the remote wakeup feature, the RMWUPE bit in the UDP_GLB_STAT register must be enabled. To force the K state on the line, a transition of the ESR bit from 0 to 1 has to be done in the UDP_GLB_STAT register by first writing a 0 in the ESR bit and then writing a 1.

The K state is automatically generated and released according to the USB 2.0 specification.



40.7.10 UDP Endpoint Control and Status Register (CONTROL_BULK)

Name: UDP_CSRx [x = 0..7] (CONTROL_BULK)

Address: 0x40034030

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	RXBYTECNT			
23	22	21	20	19	18	17	16	
	RXBYTECNT							
15	14	13	12	11	10	9	8	
EPEDS	_	-	1	DTGLE		EPTYPE		
7	6	5	4	3	2	1	0	
DIR	RX_DATA_BK1	FORCESTALL	TXPKTRDY	STALLSENT	RXSETUP	RX_DATA_ BK0	TXCOMP	

WARNING: Due to synchronization between MCK and UDPCK, the software application must wait for the end of the write operation before executing another write by polling the bits which must be set/cleared.

As an example, to perform a control operation on the endpoint without modifying the status flags while accessing the control bits and fields of this register, the status flag bits must first be defined with the "No effect" value '1'. Once the overall UDP_CSR value is defined, the register can be written and then the synchronization wait procedure must be executed.

• TXCOMP: Generates an IN Packet with Data Previously Written in the DPR

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

0: Clear the flag, clear the interrupt

1: No effect

Read (Set by the USB peripheral):

- 0: Data IN transaction has not been acknowledged by the Host
- 1: Data IN transaction is achieved, acknowledged by the Host

After having issued a Data IN transaction setting TXPKTRDY, the device firmware waits for TXCOMP to be sure that the host has acknowledged the transaction.

• RX DATA BK0: Receive Data Bank 0

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

- 0: Notify USB peripheral device that data have been read in the FIFO's Bank 0.
- 1: To leave the read value unchanged.

Read (Set by the USB peripheral):

- 0: No data packet has been received in the FIFO's Bank 0.
- 1: A data packet has been received, it has been stored in the FIFO's Bank 0.

When the device firmware has polled this bit or has been interrupted by this signal, it must transfer data from the FIFO to the microcontroller memory. The number of bytes received is available in RXBYTCENT field. Bank 0 FIFO values are read



Table 44-24. SAM4SD32/SA16/SD16 Typical Active Power Consumption with VDDCORE@ 1.2V running from Flash Memory (AMP2) or SRAM

	CoreMark					
	Cache Enable (CE)		Cache Dis			
Core Clock (MHz)	128-bit Flash access ⁽¹⁾	64-bit Flash access ⁽¹⁾	128-bit Flash access ⁽¹⁾	64-bit Flash access ⁽¹⁾	SRAM	Unit
120	23.2	23.2	27.8	20.9	22.1	
100	19.6	19.6	25.3	19.0	18.5	
84	16.6	16.5	21.6	16.2	15.7	
64	12.8	12.8	18.0	13.7	12.1	
48	9.7	9.7	14.9	11.9	9.2	
32	6.7	6.7	11.2	9.5	6.3	
24	5.2	5.2	9.5	8.4	4.9	mA
12	2.5	2.5	5.4	4.6	2.4	
8	1.8	1.8	4.5	3.9	1.7	
4	1.1	1.1	2.8	2.8	1.0	
2	0.7	0.7	2.0	2.0	0.7	
1	0.5	0.5	1.2	1.2	0.5	
0.5	0.4	0.4	0.8	0.8	0.4	

Note: 1. Flash Wait State (FWS) in EEFC_FMR adjusted versus core frequency



Table 44-44 is a computation example for the above formula, where $V_{ADVREF} = 3V$.

Table 44-44. Input Voltage Values in Single-ended Mode, OFFx = 0

Ci Gain = 1		Gain = 2	Gain = 4	
0	0	0	0	
2047	1.5	0.75	0.375	
4095	3	1.5	0.75	

44.8.4.3 Example of LSB Computation

The LSB is relative to the analog scale V_{ADVREF} .

The term LSB expresses the quantization step in volts, also used for one ADC code variation.

- Single-ended (SE) (ex: V_{ADVREF} = 3.0V)
 - Gain = 1, LSB = $(3.0V / 4096) = 732 \mu V$
 - Gain = 2, LSB = $(1.5V / 4096) = 366 \mu V$
 - Gain = 4, LSB = (750 mV / 4096) = 183 μ V
- Differential (DIFF) (ex: V_{ADVREF} = 3.0V)
 - Gain = 0.5, LSB = (6.0V / 4096) = 1465 μ V
 - Gain = 1, LSB = $(3.0 \text{V} / 4096) = 732 \,\mu\text{V}$
 - Gain = 2, LSB = $(1.5V / 4096) = 366 \mu V$

44.8.5 ADC Electrical Characteristics

The gain error depends on the gain value and the OFFx bit. The data are given with and without autocorrection at T_A 27°C. The data include the ADC performances as the PGA and ADC core cannot be separated. The temperature and voltage dependency are given as separate parameters.

Table 44-45. Voltage and Temperature Dependencies

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$lpha_{G}$	Gain Temperature dependency	-40°C to 105°C	_	_	5	ppm/°C
$lpha_{GV}$	Gain Supply dependency	V_{DDIN}	_	_	0.025	%/V
α_{O}	Offset Temperature dependency	-40°C to 105°C	_	-	5	ppm/°C
$\alpha_{\sf OV}$	Offset Supply dependency	V _{DDIN}	_	_	0.025	%/V

44.8.5.1 Gain and Offset Errors

For:

- a given gain error: E_G (%)
- a given ideal code (Ci)
- a given offset error: E_O (LSB)

the actual code (Ca) is calculated using the following formula:

$$Ca = \left(1 + \frac{E_G}{100}\right) \times (Ci - 2047) + 2047 + E_O$$

