

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 120MHz |
| Connectivity | EBI/EMI, I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 79 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-VFBGA |
| Supplier Device Package | 100-VFBGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsam4s8ca-cfu |

12.4.1.11 Execution Program Status Register

Name: EPSR

Access: Read/Write

Reset: 0x000000000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----|----|----|------|----|------|-----|----|
| | | _ | | | ICI. | /IT | Т |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | IC | I/IT | | | | _ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | _ | - | | | |

The EPSR contains the Thumb state bit, and the execution state bits for either the *If-Then* (IT) instruction, or the *Interrupt-ible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in the application software are ignored. Fault handlers can examine the EPSR value in the stacked PSR to indicate the operation that is at fault. See "Exception Entry and Return".

• ICI: Interruptible-continuable Instruction

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor:

- Stops the load multiple or store multiple instruction operation temporarily
- Stores the next register operand in the multiple operation to EPSR bits[15:12].

After servicing the interrupt, the processor:

- Returns to the register pointed to by bits[15:12]
- Resumes the execution of the multiple load or store instruction.

When the EPSR holds the ICI execution state, bits[26:25,11:10] are zero.

IT: If-Then Instruction

Indicates the execution state bits of the IT instruction.

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See "IT" for more information.

• T: Thumb State

The Cortex-M4 processor only supports the execution of instructions in Thumb state. The following can clear the T bit to 0:

- Instructions BLX, BX and POP{PC}
- Restoration from the stacked xPSR value on an exception return
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See "Lockup" for more information.



12.6.4 Memory Access Instructions

The table below shows the memory access instructions.

Table 12-17. Memory Access Instructions

| Mnemonic | Description |
|-------------|---|
| ADR | Load PC-relative address |
| CLREX | Clear Exclusive |
| LDM{mode} | Load Multiple registers |
| LDR{type} | Load Register using immediate offset |
| LDR{type} | Load Register using register offset |
| LDR{type}T | Load Register with unprivileged access |
| LDR | Load Register using PC-relative address |
| LDRD | Load Register Dual |
| LDREX{type} | Load Register Exclusive |
| POP | Pop registers from stack |
| PUSH | Push registers onto stack |
| STM{mode} | Store Multiple registers |
| STR{type} | Store Register using immediate offset |
| STR{type} | Store Register using register offset |
| STR{type}T | Store Register with unprivileged access |
| STREX{type} | Store Register Exclusive |

12.6.7.5 QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

Syntax

$$op\{cond\}$$
 {Rd}, Rm, Rn

where:

op is one of:

QDADD Saturating Double and Add.

QDSUB Saturating Double and Subtract.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rm, Rn are registers holding the first and second operands.

Operation

The QDADD instruction:

- Doubles the second operand value.
- Adds the result of the doubling to the signed saturated value in the first operand.
- Writes the result to the destination register.

The QDSUB instruction:

- Doubles the second operand value.
- Subtracts the doubled value from the signed saturated value in the first operand.
- Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit signed integer range $-2^{31} \le x \le 2^{31} - 1$. If saturation occurs in either operation, it sets the Q flag in the APSR.

Restrictions

Do not use SP and do not use PC.

Condition Flags

If saturation occurs, these instructions set the Q flag to 1.

Examples

```
QDADD R7, R4, R2; Doubles and saturates R4 to 32 bits, adds R2, ; saturates to 32 bits, writes to R7

QDSUB R0, R3, R5; Subtracts R3 doubled and saturated to 32 bits; from R5, saturates to 32 bits, writes to R0.
```



12.10.1.1 SysTick Control and Status Register

Name: SYST_CSR
Access: Read/Write

| Access: | Read/Write | | | | | | |
|---------|------------|----|----|----|-----------|---------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| _ | _ | _ | _ | _ | _ | _ | _ |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | _ | _ | - | - | _ | _ | COUNTFLAG |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| _ | _ | - | _ | _ | _ | _ | _ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | _ | _ | _ | _ | CLKSOURCE | TICKINT | ENABLE |

The SysTick SYST_CSR enables the SysTick features.

COUNTFLAG: Count Flag

Returns 1 if the timer counted to 0 since the last time this was read.

CLKSOURCE: Clock Source

Indicates the clock source:

0: External Clock.

1: Processor Clock.

TICKINT: SysTick Exception Request Enable

Enables a SysTick exception request:

0: Counting down to zero does not assert the SysTick exception request.

1: Counting down to zero asserts the SysTick exception request.

The software can use COUNTFLAG to determine if SysTick has ever counted to zero.

• ENABLE: Counter Enable

Enables the counter:

0: Counter disabled.

1: Counter enabled.

When ENABLE is set to 1, the counter loads the RELOAD value from the SYST_RVR and then counts down. On reaching 0, it sets the COUNTFLAG to 1 and optionally asserts the SysTick depending on the value of TICKINT. It then loads the RELOAD value again, and begins counting.



15.5.4 Real-time Timer Status Register

Name: RTT_SR
Address: 0x400E143C

Access: Read-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----|----|----|----|----|----|--------|------|
| _ | _ | _ | _ | _ | _ | _ | _ |
| | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | _ | _ | _ | _ | _ | _ | _ |
| | • | • | - | | | | - |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| _ | _ | _ | _ | _ | _ | _ | _ |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | _ | _ | - | _ | _ | RTTINC | ALMS |
| | | | | | | | |

• ALMS: Real-time Alarm Status (cleared on read)

0: The Real-time Alarm has not occurred since the last read of RTT_SR.

1: The Real-time Alarm occurred since the last read of RTT_SR.

• RTTINC: Prescaler Roll-over Status (cleared on read)

0: No prescaler roll-over occurred since the last read of the RTT_SR.

1: Prescaler roll-over occurred since the last read of the RTT_SR.

20. Enhanced Embedded Flash Controller (EEFC)

20.1 Description

The Enhanced Embedded Flash Controller (EEFC) provides the interface of the Flash block with the 32-bit internal bus.

Its 128-bit or 64-bit wide memory interface increases performance. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands. One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

20.2 Embedded Characteristics

- Increases Performance in Thumb-2 Mode with 128-bit or 64-bit-wide Memory Interface up to 120 MHz
- Code Loop Optimization
- 256 Lock Bits, Each Protecting a Lock Region
- GPNVMx General-purpose GPNVM Bits
- One-by-one Lock Bit Programming
- Commands Protected by a Keyword
- Erase the Entire Flash
- Erase by Plane
- Erase by Sector
- Erase by Page
- Provides Unique Identifier
- Provides 512-byte User Signature Area
- Supports Erasing before Programming
- Locking and Unlocking Operations
- Supports Read of the Calibration Bits

20.3 Product Dependencies

20.3.1 Power Management

The Enhanced Embedded Flash Controller (EEFC) is continuously clocked. The Power Management Controller has no effect on its behavior.

20.3.2 Interrupt Sources

The EEFC interrupt line is connected to the interrupt controller. Using the EEFC interrupt requires the interrupt controller to be programmed first. The EEFC interrupt is generated only if the value of bit EEFC_FMR.FRDY is 1.

Table 20-1. Peripheral IDs


| Instance | ID |
|----------|----|
| EFC0 | 6 |
| EFC1 | 7 |



20.4.2.4 Data Read Optimization

The organization of the Flash in 128 bits or 64 bits is associated with two 128-bit or 64-bit prefetch buffers and one 128-bit or 64-bit data read buffer, thus providing maximum system performance. This buffer is added in order to store the requested data plus all the data contained in the 128-bit or 64-bit aligned data. This speeds up sequential data reads if, for example, FWS is equal to 1 (see Figure 20-6). The data read optimization is enabled by default. If the bit EEFC_FMR.SCOD is set to 1, this buffer is disabled and the data read is no longer optimized.

Note: No consecutive data read accesses are mandatory to benefit from this optimization.



20.4.3 Flash Commands

The EEFC offers a set of commands to manage programming the Flash memory, locking and unlocking lock regions, consecutive programming, locking and full Flash erasing, etc.

The commands are listed in the following table.

Table 20-2. Set of Commands

| Command | Value | Mnemonic |
|-------------------------------------|-------|----------|
| Get Flash descriptor | 0x00 | GETD |
| Write page | 0x01 | WP |
| Write page and lock | 0x02 | WPL |
| Erase page and write page | 0x03 | EWP |
| Erase page and write page then lock | 0x04 | EWPL |
| Erase all | 0x05 | EA |
| Erase pages | 0x07 | EPA |
| Set lock bit | 0x08 | SLB |
| Clear lock bit | 0x09 | CLB |
| Get lock bit | 0x0A | GLB |
| Set GPNVM bit | 0x0B | SGPB |
| Clear GPNVM bit | 0x0C | CGPB |

30. Chip Identifier (CHIPID)

30.1 Description

Chip Identifier (CHIPID) registers permit recognition of the device and its revision. These registers provide the sizes and types of the on-chip memories, as well as the set of embedded peripherals.

Two CHIPID registers are embedded: Chip ID Register (CHIPID_CIDR) and Chip ID Extension Register (CHIPID_EXID). Both registers contain a hard-wired value that is read-only.

The CHIPID_CIDR contains the following fields:

- VERSION: Identifies the revision of the silicon
- EPROC: Indicates the embedded ARM processor
- NVPTYP and NVPSIZ: Identify the type of embedded non-volatile memory and the size
- SRAMSIZ: Indicates the size of the embedded SRAM
- ARCH: Identifies the set of embedded peripherals
- EXT: Shows the use of the extension identifier register

The CHIPID_EXID register is device-dependent and reads 0 if CHIPID_CIDR.EXT = 0.

31.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 31-5. Register Mapping

| Offset | Register | Name | Access | Reset |
|--------|--|----------|--|------------|
| 0x0000 | PIO Enable Register | PIO_PER | Write-only | _ |
| 0x0004 | PIO Disable Register | PIO_PDR | Write-only | _ |
| 0x0008 | PIO Status Register | PIO_PSR | Read-only | (1) |
| 0x000C | Reserved | _ | _ | _ |
| 0x0010 | Output Enable Register | PIO_OER | Write-only | _ |
| 0x0014 | Output Disable Register | PIO_ODR | Write-only | _ |
| 0x0018 | Output Status Register | PIO_OSR | Read-only | 0x00000000 |
| 0x001C | Reserved | _ | _ | _ |
| 0x0020 | Glitch Input Filter Enable Register | PIO_IFER | Write-only | _ |
| 0x0024 | Glitch Input Filter Disable Register | PIO_IFDR | Write-only | _ |
| 0x0028 | Glitch Input Filter Status Register | PIO_IFSR | Read-only | 0x00000000 |
| 0x002C | Reserved | _ | _ | _ |
| 0x0030 | Set Output Data Register | PIO_SODR | Write-only | _ |
| 0x0034 | Clear Output Data Register | PIO_CODR | Write-only | |
| 0x0038 | Output Data Status Register | PIO_ODSR | Read-only or ⁽²⁾ Read/Write | - |
| 0x003C | Pin Data Status Register | PIO_PDSR | Read-only | (3) |
| 0x0040 | Interrupt Enable Register | PIO_IER | Write-only | _ |
| 0x0044 | Interrupt Disable Register | PIO_IDR | Write-only | _ |
| 0x0048 | Interrupt Mask Register | PIO_IMR | Read-only | 0x00000000 |
| 0x004C | Interrupt Status Register ⁽⁴⁾ | PIO_ISR | Read-only | 0x00000000 |
| 0x0050 | Multi-driver Enable Register | PIO_MDER | Write-only | _ |
| 0x0054 | Multi-driver Disable Register | PIO_MDDR | Write-only | _ |
| 0x0058 | Multi-driver Status Register | PIO_MDSR | Read-only | 0x00000000 |
| 0x005C | Reserved | _ | _ | _ |
| 0x0060 | Pull-up Disable Register | PIO_PUDR | Write-only | _ |
| 0x0064 | Pull-up Enable Register | PIO_PUER | Write-only | _ |
| 0x0068 | Pad Pull-up Status Register | PIO_PUSR | Read-only | (1) |
| 0x006C | Reserved | _ | _ | _ |



31.6.16 PIO Interrupt Mask Register

Name: PIO_IMR

Address: 0x400E0E48 (PIOA), 0x400E1048 (PIOB), 0x400E1248 (PIOC)

Access: Read-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P31 | P30 | P29 | P28 | P27 | P26 | P25 | P24 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| P23 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |

• P0-P31: Input Change Interrupt Mask

0: Input change interrupt is disabled on the I/O line.

1: Input change interrupt is enabled on the I/O line.



transfer either by writing a new Compare 0, or by receiving continuously until Compare 1 occurs. This selection is done with the STOP bit in the SSC_RCMR.

32.8.7 Data Format

The data framing format of both the transmitter and the receiver are programmable through the Transmitter Frame Mode Register (SSC_TFMR) and the Receiver Frame Mode Register (SSC_RFMR). In either case, the user can independently select the following parameters:

- Event that starts the data transfer (START)
- Delay in number of bit periods between the start event and the first data bit (STTDLY)
- Length of the data (DATLEN)
- Number of data to be transferred for each start event (DATNB)
- Length of synchronization transferred for each start event (FSLEN)
- Bit sense: most or lowest significant bit first (MSBF)

Additionally, the transmitter can be used to transfer synchronization and select the level driven on the TD pin while not in data transfer operation. This is done respectively by the Frame Sync Data Enable (FSDEN) and by the Data Default Value (DATDEF) bits in SSC_TFMR.

Table 32-4. Data Frame Registers

| Transmitter | Receiver | Field | Length | Comment |
|-------------|----------|------------|-----------|--------------------------------------|
| SSC_TFMR | SSC_RFMR | DATLEN | Up to 32 | Size of word |
| SSC_TFMR | SSC_RFMR | DATNB | Up to 16 | Number of words transmitted in frame |
| SSC_TFMR | SSC_RFMR | MSBF | _ | Most significant bit first |
| SSC_TFMR | SSC_RFMR | FSLEN | Up to 256 | Size of Synchro data register |
| SSC_TFMR | _ | DATDE F | 0 or 1 | Data default value ended |
| SSC_TFMR | _ | FSDEN | _ | Enable send SSC_TSHR |
| SSC_TCMR | SSC_RCMR | PERIOD | Up to 512 | Frame size |
| SSC_TCMR | SSC_RCMR | STTDLY | Up to 255 | Size of transmit start delay |



• FSOS: Receive Frame Sync Output Selection

| Value | Name | Description | | | |
|-------|----------|--|--|--|--|
| 0 | NONE | None, RF pin is an input | | | |
| 1 | NEGATIVE | Negative Pulse, RF pin is an output | | | |
| 2 | POSITIVE | Positive Pulse, RF pin is an output | | | |
| 3 | LOW | Driven Low during data transfer, RF pin is an output | | | |
| 4 | HIGH | Driven High during data transfer, RF pin is an output | | | |
| 5 | TOGGLING | Toggling at each start of data transfer, RF pin is an output | | | |

• FSEDGE: Frame Sync Edge Detection

Determines which edge on Frame Sync will generate the interrupt RXSYN in the SSC Status Register.

| | Value | Name | Description | | | |
|---|-------|----------|-------------------------|--|--|--|
| ſ | 0 | POSITIVE | Positive Edge Detection | | | |
| | 1 | NEGATIVE | Negative Edge Detection | | | |

• FSLEN_EXT: FSLEN Field Extension

Extends FSLEN field. For details, refer to FSLEN bit description on page 664.



33.8.7 SPI Interrupt Disable Register

Name: SPI_IDR
Address: 0x40008018
Access: Write-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|-------|-------|-------|-------|---------|------|
| _ | 1 | - | _ | _ | _ | _ | _ |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| _ | - | - | _ | _ | _ | _ | _ |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| _ | ı | ı | _ | _ | UNDES | TXEMPTY | NSSR |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXBUFE | RXBUFF | ENDTX | ENDRX | OVRES | MODF | TDRE | RDRF |

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

RDRF: Receive Data Register Full Interrupt Disable

• TDRE: SPI Transmit Data Register Empty Interrupt Disable

• MODF: Mode Fault Error Interrupt Disable

• OVRES: Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

NSSR: NSS Rising Interrupt Disable

• TXEMPTY: Transmission Registers Empty Disable

• UNDES: Underrun Error Interrupt Disable

34.8.11 TWI Transmit Holding Register

Name: TWI_THR

Address: 0x40018034 (0), 0x4001C034 (1)

Access: Write-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|----|--------|----|----|----|----|----|----|--|
| _ | _ | _ | - | - | _ | _ | _ | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| _ | _ | _ | _ | _ | _ | - | _ | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| _ | _ | ı | _ | _ | - | ı | _ | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | TXDATA | | | | | | | |

[•] TXDATA: Master or Slave Transmit Holding Data

When the start frame delimiter is a sync pattern (ONEBIT field to 0), both command and data delimiter are supported. If a valid sync is detected, the received character is written as RXCHR field in the US_RHR and the RXSYNH is updated. RXCHR is set to 1 when the received character is a command, and it is set to 0 if the received character is a data. This mechanism alleviates and simplifies the direct memory access as the character contains its own sync field in the same register.


As the decoder is setup to be used in Unipolar mode, the first bit of the frame has to be a zero-to-one transition.

36.6.3.5 Radio Interface: Manchester Encoded USART Application

This section describes low data rate RF transmission systems and their integration with a Manchester encoded USART. These systems are based on transmitter and receiver ICs that support ASK and FSK modulation schemes.

The goal is to perform full duplex radio transmission of characters using two different frequency carriers. See the configuration in Figure 36-16.

Figure 36-16. Manchester Encoded Characters RF Transmission



The USART peripheral is configured as a Manchester encoder/decoder. Looking at the downstream communication channel, Manchester encoded characters are serially sent to the RF emitter. This may also include a user defined preamble and a start frame delimiter. Mostly, preamble is used in the RF receiver to distinguish between a valid data from a transmitter and signals due to noise. The Manchester stream is then modulated. See Figure 36-17 for an example of ASK modulation scheme. When a logic one is sent to the ASK modulator, the power amplifier, referred to as PA, is enabled and transmits an RF signal at downstream frequency. When a logic zero is transmitted, the RF signal is turned off. If the FSK modulator is activated, two different frequencies are used to transmit data. When a logic 1 is sent, the modulator outputs an RF signal at frequency F0 and switches to F1 if the data sent is a 0. See Figure 36-18.

From the receiver side, another carrier frequency is used. The RF receiver performs a bit check operation examining demodulated data stream. If a valid pattern is detected, the receiver switches to Receiving mode. The demodulated stream is sent to the Manchester decoder. Because of bit checking inside RF IC, the data transferred to the microcontroller is reduced by a user-defined number of bits. The Manchester preamble length is to be defined in accordance with the RF IC configuration.




The selected clock can be inverted with the CLKI bit in the TC_CMR. This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the TC_CMR defines this signal (none, XC0, XC1, XC2). See Figure 37-3.

Note: 1. In all cases, if an external clock is used, the duration of each of its levels must be longer than the peripheral clock period. The external clock frequency must be at least 2.5 times lower than the peripheral clock.

Figure 37-2. Clock Chaining Selection





37.7.3 TC Channel Mode Register: Waveform Mode

Name: TC_CMRx [x=0..2] (WAVEFORM_MODE)

Address: 0x40010004 (0)[0], 0x40010044 (0)[1], 0x40010084 (0)[2], 0x40014004 (1)[0], 0x40014044 (1)[1],

0x40014084 (1)[2]

Access: Read/Write

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|---------|-------|--------|------|------|---------|----|
| BSW | /TRG | BE | EVT | ВС | PC | BC | PB |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ASW | /TRG | AEEVT | | AC | ACPC | | PA |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| WAVE | WAV | /SEL | ENETRG | EE | VT | EEVTEDG | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CPCDIS | CPCSTOP | BL | RST | CLKI | | TCCLKS | |

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TCCLKS: Clock Selection

| Value | Name | Description |
|-------|--------------|--|
| 0 | TIMER_CLOCK1 | Clock selected: internal MCK/2 clock signal (from PMC) |
| 1 | TIMER_CLOCK2 | Clock selected: internal MCK/8 clock signal (from PMC) |
| 2 | TIMER_CLOCK3 | Clock selected: internal MCK/32 clock signal (from PMC) |
| 3 | TIMER_CLOCK4 | Clock selected: internal MCK/128 clock signal (from PMC) |
| 4 | TIMER_CLOCK5 | Clock selected: internal SLCK clock signal (from PMC) |
| 5 | XC0 | Clock selected: XC0 |
| 6 | XC1 | Clock selected: XC1 |
| 7 | XC2 | Clock selected: XC2 |

CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

| Value | Name | Description |
|-------|------|---|
| 0 | NONE | The clock is not gated by an external signal. |
| 1 | XC0 | XC0 is ANDed with the selected clock. |
| 2 | XC1 | XC1 is ANDed with the selected clock. |
| 3 | XC2 | XC2 is ANDed with the selected clock. |

• CPCSTOP: Counter Clock Stopped with RC Compare

0: Counter clock is not stopped when counter reaches RC.

1: Counter clock is stopped when counter reaches RC.



39.7.14 PWM Interrupt Disable Register 2

Name: PWM_IDR2
Address: 0x40020038
Access: Write-only

| Access. | vviile-only | | | | | | |
|---------|-------------|-------|-------|-------|--------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| _ | _ | _ | _ | _ | _ | _ | - |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CMPU7 | CMPU6 | CMPU5 | CMPU4 | CMPU3 | CMPU2 | CMPU1 | CMPU0 |
| | | | | - | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CMPM7 | CMPM6 | CMPM5 | CMPM4 | CMPM3 | CMPM2 | CMPM1 | CMPM0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | _ | _ | _ | UNRE | TXBUFE | ENDTX | WRDY |
| | | | | | | | |

- WRDY: Write Ready for Synchronous Channels Update Interrupt Disable
- ENDTX: PDC End of TX Buffer Interrupt Disable
- TXBUFE: PDC TX Buffer Empty Interrupt Disable
- UNRE: Synchronous Channels Update Underrun Error Interrupt Disable
- CMPMx: Comparison x Match Interrupt Disable
- CMPUx: Comparison x Update Interrupt Disable



Table 49-6. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

| Doc. Date | Changes | | | | | | |
|-----------|---|--|--|--|--|--|--|
| | Section 16. "Real-time Clock (RTC)" | | | | | | |
| | Section 16.1 "Description": updated to explain need for accurate external 32.768 kHz clock | | | | | | |
| | Section 16.2 "Embedded Characteristics": added feature "Write-Protected Registers" | | | | | | |
| | Section 16.5.6 "Updating Time/Calendar": reworded second paragraph for clarity | | | | | | |
| | Section 16.5.7 "RTC Accurate Clock Calibration": replaced sentence "The period interval between 2 correction events is programmable in order to cover the possible crystal oscillator clock variations" with "According to the CORRECTION, NEGPPM and HIGHPPM values configured in the RTC Mode Register (RTC_MR), the period interval between two correction events differs" | | | | | | |
| | Section 16.6.1 "RTC Control Register", Section 16.6.2 "RTC Mode Register", Section 16.6.5 "RTC Time Alarm Register", Section 16.6.6 "RTC Calendar Alarm Register": added sentence "This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR)" and updated description of UPDCAL bit | | | | | | |
| | Section 16.6.2 "RTC Mode Register": corrected typo (THIGH value 2 description now reads "3.91 ms") | | | | | | |
| | Section 18. "Supply Controller (SUPC)" | | | | | | |
| | Section 18.1 "Embedded Characteristics": added bullets on tamper detection and on anti-tampering. | | | | | | |
| | Figure 18-1 "Supply Controller Block Diagram" modified. | | | | | | |
| | Section 18.3.4 "Supply Monitor": Supply Monitor sampling mode, power reduction factor: replaced incorrect values of 32, 256 or 2048 by the correct values of 2, 16 and 128. | | | | | | |
| | Section 18.3.6.2 "Brownout Detector Reset": Reworked 1st paragraph for clarity | | | | | | |
| | Section 18.3.7.1 "Wake-up Inputs": corrected WKUPPLx pins to WKUPTx pins. WKUP0, WKUP15 references changed to WKUPx. | | | | | | |
| | Figure 18-4 "Wake-up Sources": Defined a section of the graphic as Low-power Tamper Detection Logic. | | | | | | |
| | Section 18.3.7.2 "Low-power Tamper Detection and Anti-Tampering": Changed all references to RTCOUT1 and RTCOUT 0 to RTCOUTx. Other minor modifications to improve clarity. | | | | | | |
| | Figure 18-5 "Low-power Debouncer (Push-to-Make Switch, Pull-up Resistors)", Figure 18-6 "Low-power Debouncer (Push-to-Break Switch, Pull-down Resistors)", Figure 18-7 "Using WKUP Pins Without RTCOUTx Pins": Modified pin names. | | | | | | |
| | Added Section 18.3.8 "Register Write Protection". In Section 18.4.9 "System Controller Write Protection Mode Register", updated register name and bit descriptions. | | | | | | |
| | Added Section 18.3.9 "Register Bits in Backup Domain (VDDIO)". | | | | | | |
| | Section 18.4.3 "Supply Controller Control Register": Added sentence on WPEN bit below register table and added note to descriptions of bits VROFF and XTALSEL indicating the bits are in the backup domain. | | | | | | |
| | Section 18.4.5 "Supply Controller Mode Register": Added sentence on WPEN bit below register table and added note to all bit descriptions except bit KEY indicating the bits are in the backup domain | | | | | | |
| | Section 18.4.4 "Supply Controller Supply Monitor Mode Register", , Section 18.4.6 "Supply Controller Wake-up Mode Register" and Section 18.4.7 "Supply Controller Wake-up Inputs Register": Added sentence on WPEN bit below register table and added a sentence below the register tables stating that the register is located in the backup domain | | | | | | |
| | Section 18.4.7 "Supply Controller Wake-up Inputs Register": corrected register name (was "System Controller Wake- Up Inputs Register") | | | | | | |



| 12. | ARM | Cortex-M4 Processor | 55 |
|-----|--------------|---|-------|
| | 12.1 | Description | 55 |
| | 12.2 | Embedded Characteristics | 56 |
| | 12.3 | Block Diagram | 56 |
| | 12.4 | Cortex-M4 Models | 57 |
| | 12.5 | Power Management | |
| | 12.6 | Cortex-M4 Instruction Set | |
| | 12.7 | Cortex-M4 Core Peripherals | |
| | 12.8 | Nested Vectored Interrupt Controller (NVIC) | |
| | 12.9 | System Control Block (SCB) | |
| | | System Timer (SysTick) | |
| | 12.11 | | |
| | 12.12 | Glossary | . 262 |
| 13. | Debu | ıg and Test Features | . 267 |
| | 13.1 | Description | |
| | 13.2 | Embedded Characteristics | |
| | 13.3 | Application Examples | |
| | 13.4 | Debug and Test Pin Description | . 269 |
| | 13.5 | Functional Description | . 270 |
| | _ | (O () (DOTO) | |
| 14. | | et Controller (RSTC) | |
| | 14.1 | Description | |
| | 14.2 | Embedded Characteristics | |
| | 14.3 | Block Diagram | |
| | 14.4 14.5 | Functional Description | |
| | 14.5 | reset Contioner (NOTC) Oser interface | . 201 |
| 15. | Real | -time Timer (RTT) | . 285 |
| | 15.1 | Description | . 285 |
| | 15.2 | Embedded Characteristics | . 285 |
| | 15.3 | Block Diagram | . 285 |
| | 15.4 | Functional Description | . 286 |
| | 15.5 | Real-time Timer (RTT) User Interface | . 288 |
| 16 | Pool | -time Clock (RTC) | 202 |
| 10. | | Description | |
| | 16.1 16.2 | Embedded Characteristics | |
| | 16.3 | Block Diagram | |
| | 16.4 | Product Dependencies | |
| | 16.5 | Functional Description. | |
| | 16.6 | Real-time Clock (RTC) User Interface | |
| | | , | |
| 17. | Wato | chdog Timer (WDT) | |
| | 17.1 | Description | . 319 |
| | 17.2 | Embedded Characteristics | . 319 |
| | 17.3 | Block Diagram | |
| | 17.4 | Functional Description | |
| | 17.5 | Watchdog Timer (WDT) User Interface | . 323 |
| 12 | Supr | oly Controller (SUPC) | 220 |
| | | Description | |
| | 10.1 | DOUDHDHOH | |

