



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	47
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 11x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4sa16bb-anr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

12.6.4.5 LDR, PC-relative

Load register from memory.

Syntax						
	$LDR{type}{cond} Rt$,	label				
	$LDRD\{cond\}$ Rt, Rt2,	label	;	Load	two	words
	LDR{type}{cond} Rt, LDRD{cond} Rt, Rt2,	label	;	Load	two	WO

where:

innere:	
type	is one of:
В	unsigned byte, zero extend to 32 bits.
SB	signed byte, sign extend to 32 bits.
н	unsigned halfword, zero extend to 32 bits.
SH	signed halfword, sign extend to 32 bits.
-	omit, for word.
cond	is an optional condition code, see "Conditional Execution".
Rt	is the register to load or store.
Rt2	is the second register to load or store.
label	is a PC-relative expression. See "PC-relative Expressions".
Operation	1

LDR loads a register with a value from a PC-relative memory address. The memory address is specified by a label or by an offset from the PC.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".

label must be within a limited range of the current instruction. The table below shows the possible offsets between *label* and the PC.

Table 12-19. Offset Ranges

Instruction Type	Offset Range
Word, halfword, signed halfword, byte, signed byte	-4095 to 4095
Two words	-1020 to 1020

The user might have to use the .W suffix to get the maximum offset range. See "Instruction Width Selection" .

Restrictions

In these instructions:

- *Rt* can be SP or PC only for word loads
- *Rt2* must not be SP and must not be PC
- *Rt* must be different from *Rt2*.

UMULL Unsigned Long Multiply.

UMAAL Unsigned Long Multiply with Accumulate Accumulate.

UMLAL Unsigned Long Multiply, with Accumulate.

cond is an optional condition code, see "Conditional Execution" .

RdHi, RdLo are the destination registers. For UMAAL, UMLAL and UMLAL they also hold the accumulating value.

Rn, Rm are registers holding the first and second operands.

Operation

These instructions interpret the values from Rn and Rm as unsigned 32-bit integers. The UMULL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Writes the least significant 32 bits of the result in RdLo.
- Writes the most significant 32 bits of the result in RdHi.

The UMAAL instruction:

- Multiplies the two unsigned 32-bit integers in the first and second operands.
- Adds the unsigned 32-bit integer in *RdHi* to the 64-bit result of the multiplication.
- Adds the unsigned 32-bit integer in *RdLo* to the 64-bit result of the addition.
- Writes the top 32-bits of the result to *RdHi*.
- Writes the lower 32-bits of the result to *RdLo*.

The UMLAL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo.
- Writes the result back to RdHi and RdLo.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- *RdHi* and *RdLo* must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

Examples

```
UMULL R0, R4, R5, R6 ; Multiplies R5 and R6, writes the top 32 bits to R4
; and the bottom 32 bits to R0
UMAAL R3, R6, R2, R7 ; Multiplies R2 and R7, adds R6, adds R3, writes the
; top 32 bits to R6, and the bottom 32 bits to R3
UMLAL R2, R1, R3, R5 ; Multiplies R5 and R3, adds R1:R2, writes to R1:R2.
```

12.6.6.3 SMLA and SMLAW

Signed Multiply Accumulate (halfwords).

Syntax

 $op{XY}{cond} Rd, Rn, Rm$ $<math>op{Y}{cond} Rd, Rn, Rm, Ra$

where:

op is one of:

SMLA Signed Multiply Accumulate Long (halfwords).



Exam	ples		
SMUAD	R0, R4,	R5	Multiplies bottom halfword of R4 with the bottom
			halfword of R5, adds multiplication of top halfword
			; of R4 with top halfword of R5, writes to R0
SMUADX	R3, R7,	R4	Multiplies bottom halfword of R7 with top halfword
			of R4, adds multiplication of top halfword of R7
			; with bottom halfword of R4, writes to R3
SMUSD	R3, R6,	R2	Multiplies bottom halfword of R4 with bottom halfword
			; of R6, subtracts multiplication of top halfword of R6
			with top halfword of R3, writes to R3
SMUSDX	R4, R5,	R3	Multiplies bottom halfword of R5 with top halfword of
			R3, subtracts multiplication of top halfword of R5
			; with bottom halfword of R3, writes to R4.

12.6.6.10 SMUL and SMULW

Signed Multiply (halfwords) and Signed Multiply (word by halfword)

Syntax

op

op{XY}{cond} Rd,Rn, Rm
op{Y}{cond} Rd. Rn, Rm

For SMULXY only:

is one of:

SMUL{*XY*} Signed Multiply (halfwords).

X and Y specify which halfword of the source registers *Rn* and *Rm* is used as the first and second multiply operand.

If X is B, then the bottom halfword, bits [15:0] of Rn is used.

If X is T, then the top halfword, bits [31:16] of Rn is used. If Y is B, then the bot tom halfword, bits [15:0], of Rm is used.

If Y is T, then the top halfword, bits [31:16], of Rm is used.

SMULW{Y} Signed Multiply (word by halfword).

Y specifies which halfword of the source register *Rm* is used as the second mul tiply operand.

If Y is B, then the bottom halfword (bits [15:0]) of Rm is used.

If Y is T, then the top halfword (bits [31:16]) of Rm is used.

cond is an optional condition code, see "Conditional Execution" .

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SMULBB, SMULTB, SMULBT and SMULTT instructions interprets the values from *Rn* and *Rm* as four signed 16-bit integers. These instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from *Rn* and *Rm*.
- Writes the 32-bit result of the multiplication in *Rd.*

The SMULWT and SMULWB instructions interprets the values from *Rn* as a 32-bit signed integer and *Rm* as two halfword 16-bit signed integers. These instructions:

- Multiplies the first operand and the top, T suffix, or the bottom, B suffix, halfword of the second operand.
- Writes the signed most significant 32 bits of the 48-bit result in the destination register.

Restrictions



12.6.6.12 SDIV and UDIV

Signed Divide and Unsigned Divide.

Syntax

SDIV{cond} {Rd,} Rn, Rm UDIV{cond} {Rd,} Rn, Rm

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn is the register holding the value to be divided.

Rm is a register holding the divisor.

Operation

SDIV performs a signed integer division of the value in *Rn* by the value in *Rm*.

UDIV performs an unsigned integer division of the value in Rn by the value in Rm.

For both instructions, if the value in *Rn* is not divisible by the value in *Rm*, the result is rounded towards zero.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

SDIV R0, R2, R4 ; Signed divide, R0 = R2/R4 UDIV R8, R8, R1 ; Unsigned divide, R8 = R8/R1

Atmel

12.10.1.2	SysTick Reload Va	alue Registers					
Name:	SYST_RVR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	—	-	-	-	_	-
23	22	21	20	19	18	17	16
			REL	.OAD			
15	14	13	12	11	10	9	8
			REL	OAD			
7	6	5	4	3	2	1	0
			REL	OAD			

The SYST_RVR specifies the start value to load into the SYST_CVR.

• RELOAD: SYST_CVR Load Value

Value to load into the SYST_CVR when the counter is enabled and when it reaches 0.

The RELOAD value can be any value in the range 0x0000001–0x00FFFFF. A start value of 0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

The RELOAD value is calculated according to its use: For example, to generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. If the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.



26.14.2 Switching from (to) Slow Clock Mode to (from) Normal Mode

When switching from Slow clock mode to Normal mode, the current Slow clock mode transfer is completed at high clock rate, with the set of Slow clock mode parameters. See Figure 26-29. The external device may not be fast enough to support such timings.

Figure 26-30 illustrates the recommended procedure to properly switch from one mode to the other.



Figure 26-29. Clock Rate Transition Occurs while the SMC is Performing a Write Operation





Atmel

27.6.10 Transfer Status Register

Name:	PERIPH_PTSR						
Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	—	—	—	—	—	—
23	22	21	20	19	18	17	16
—	-	—	-	-	_	-	—
15	14	13	12	11	10	9	8
_	-	—	-	-	_	-	TXTEN
7	6	5	4	3	2	1	0
-	-	-	_	_	-	_	RXTEN

• RXTEN: Receiver Transfer Enable

0: PDC receiver channel requests are disabled.

1: PDC receiver channel requests are enabled.

• TXTEN: Transmitter Transfer Enable

0: PDC transmitter channel requests are disabled.

1: PDC transmitter channel requests are enabled.

Table 29-3. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x0110	Oscillator Calibration Register	PMC_OCR	Read/Write	0x0040_4040
0x114-0x120	Reserved	-	_	_
0134–0x144	Reserved	-	_	_

Note: If an offset is not listed in the table it must be considered as "reserved".



29.17.4 PMC Peripheral Clock Enable Register 0

Name:	PMC_PCER0						
Address:	0x400E0410						
Access:	Write-only						
31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
	-						-
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	-						-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	-

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PIDx: Peripheral Clock x Enable

0: No effect.

1: Enables the corresponding peripheral clock.

Note: PIDx refers to identifiers defined in the section "Peripheral Identifiers". Other peripherals can be enabled in PMC_PCER1 (Section 29.17.23 "PMC Peripheral Clock Enable Register 1").

Note: Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.



• RXBUFF: Receive Buffer Full

0: SSC_RCR or SSC_RNCR have a value other than 0.

1: Both SSC_RCR and SSC_RNCR have a value of 0.

• CP0: Compare 0

0: A compare 0 has not occurred since the last read of the Status Register.

1: A compare 0 has occurred since the last read of the Status Register.

• CP1: Compare 1

0: A compare 1 has not occurred since the last read of the Status Register.

1: A compare 1 has occurred since the last read of the Status Register.

• TXSYN: Transmit Sync

0: A Tx Sync has not occurred since the last read of the Status Register.1: A Tx Sync has occurred since the last read of the Status Register.

• RXSYN: Receive Sync

0: An Rx Sync has not occurred since the last read of the Status Register.

1: An Rx Sync has occurred since the last read of the Status Register.

• TXEN: Transmit Enable

0: Transmit is disabled.

1: Transmit is enabled.

• RXEN: Receive Enable

0: Receive is disabled.

1: Receive is enabled.

34.8.7 TWI Interrupt Enable Register

Name:	TWI_IER						
Address:	0x40018024 (0),	0x4001C024 ((1)				
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	—	—	—	—	—	_
23	22	21	20	19	18	17	16
_	-	_	-	-	—	—	-
			<u> </u>	· <u> </u>			
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	—	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

- 1: Enables the corresponding interrupt.
- TXCOMP: Transmission Completed Interrupt Enable
- RXRDY: Receive Holding Register Ready Interrupt Enable
- TXRDY: Transmit Holding Register Ready Interrupt Enable
- SVACC: Slave Access Interrupt Enable
- GACC: General Call Access Interrupt Enable
- OVRE: Overrun Error Interrupt Enable
- NACK: Not Acknowledge Interrupt Enable
- ARBLST: Arbitration Lost Interrupt Enable
- SCL_WS: Clock Wait State Interrupt Enable
- EOSACC: End Of Slave Access Interrupt Enable
- ENDRX: End of Receive Buffer Interrupt Enable
- ENDTX: End of Transmit Buffer Interrupt Enable
- RXBUFF: Receive Buffer Full Interrupt Enable
- TXBUFE: Transmit Buffer Empty Interrupt Enable



transmission (even if US_THR has been written) while the receiver side is not ready (character not read). When WRDBT equals 0, the character is transmitted whatever the receiver status. If WRDBT is set to 1, the transmitter waits for the Receive Holding register (US_RHR) to be read before transmitting the character (RXRDY flag cleared), thus preventing any overflow (character loss) on the receiver side.

The transmitter reports two status bits in US_CSR: TXRDY (Transmitter Ready), which indicates that US_THR is empty and TXEMPTY, which indicates that all the characters written in US_THR have been processed. When the current character processing is completed, the last character written in US_THR is transferred into the Shift register of the transmitter and US_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US_THR while TXRDY is low has no effect and the written character is lost.

If the USART is in SPI Slave mode and if a character must be sent while the US_THR is empty, the UNRE (Underrun Error) bit is set. The TXD transmission line stays at high level during all this time. The UNRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in US_CR.

In SPI Master mode, the slave select line (NSS) is asserted at low level one t_{bit} (t_{bit} being the nominal time required to transmit a bit) before the transmission of the MSB bit and released at high level one t_{bit} after the transmission of the LSB bit. So, the slave select line (NSS) is always released between each character transmission and a minimum delay of three t_{bit} always inserted. However, in order to address slave devices supporting the CSAAT mode (Chip Select Active After Transfer), the slave select line (NSS) can be forced at low level by writing a 1 to the RTSEN bit in the US_CR. The slave select line (NSS) can be released at high level only by writing a 1 to the RTSDIS bit in the US_CR (for example, when all data have been transferred to the slave device).

In SPI Slave mode, the transmitter does not require a falling edge of the slave select line (NSS) to initiate a character transmission but only a low level. However, this low level must be present on the slave select line (NSS) at least one t_{bit} before the first serial clock cycle corresponding to the MSB bit.

36.6.8.6 Character Reception

When a character reception is completed, it is transferred to the Receive Holding register (US_RHR) and the RXRDY bit in the Status register (US_CSR) rises. If a character is completed while RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US_RHR and overwrites the previous one. The OVRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in the US_CR.

To ensure correct behavior of the receiver in SPI Slave mode, the master device sending the frame must ensure a minimum delay of one t_{bit} between each character transmission. The receiver does not require a falling edge of the slave select line (NSS) to initiate a character reception but only a low level. However, this low level must be present on the slave select line (NSS) at least one t_{bit} before the first serial clock cycle corresponding to the MSB bit.

36.6.8.7 Receiver Timeout

Because the receiver baud rate clock is active only during data transfers in SPI mode, a receiver timeout is impossible in this mode, whatever the time-out value is (field TO) in the US_RTOR.

36.6.9 Test Modes

The USART can be programmed to operate in three different test modes. The internal loopback capability allows on-board diagnostics. In Loopback mode, the USART interface pins are disconnected or not and reconfigured for loopback internally or externally.

36.6.9.1 Normal Mode

Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD pin.

- ONEBIT: Start Frame Delimiter Selector
- 0: Start frame delimiter is COMMAND or DATA SYNC.
- 1: Start frame delimiter is one bit.



configurable and corresponds to $(MAXFILT + 1) \times t_{peripheral clock}$ ns. After being filtered there is no reason to have two edges closer than $(MAXFILT + 1) \times t_{peripheral clock}$ ns under normal mode of operation.

Figure 37-19. Quadrature Error Detection

MAXFILT = 2
Abnormally formatted optical disk strips (theoretical view)
PHA
РНВ
strip edge inaccurary due to disk etching/printing process
$\rightarrow \left \leftarrow \right \leftarrow \left \leftarrow \left$
PHA
$\rightarrow \leftarrow \qquad \rightarrow \leftarrow$
PHB
resulting PHA_PHR electrical waveforms
PHA
PHB
duration < MAXFILT
QERR

MAXFILT must be tuned according to several factors such as the peripheral clock frequency, type of rotary sensor and rotation speed to be achieved.

37.6.14.4 Position and Rotation Measurement

When the POSEN bit is set in the TC_BMR, the motor axis position is processed on channel 0 (by means of the PHA, PHB edge detections) and the number of motor revolutions are recorded on channel 1 if the IDX signal is provided on the TIOB1 input. The position measurement can be read in the TC_CV0 register and the rotation measurement can be read in the TC_CV1 register.

Channel 0 and 1 must be configured in Capture mode (TC_CMR0.WAVE = 0). 'Rising edge' must be selected as the External Trigger Edge (TC_CMR.ETRGEDG = 0x01) and 'TIOA' must be selected as the External Trigger (TC_CMR.ABETRG = 0x1).

In parallel, the number of edges are accumulated on timer/counter channel 0 and can be read on the TC_CV0 register.

Therefore, the accurate position can be read on both TC_CV registers and concatenated to form a 32-bit word.

The timer/counter channel 0 is cleared for each increment of IDX count value.



1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• ACPC: RC Compare Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• AEEVT: External Event Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

ASWTRG: Software Trigger Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPB: RB Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPC: RC Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

38.14.12HSMCI Status Register

Name:	HSMCI_SR						
Address:	0x40000040						
Access:	Read-only						
31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	_	_
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	CSRCV	SDIOWAIT	_	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
ENDTX	ENDRX	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

• CMDRDY: Command Ready (cleared by writing in HSMCI_CMDR)

- 0: A command is in progress.
- 1: The last command has been sent.

• RXRDY: Receiver Ready (cleared by reading HSMCI_RDR)

- 0: Data has not yet been received since the last read of HSMCI_RDR.
- 1: Data has been received since the last read of HSMCI_RDR.

• TXRDY: Transmit Ready (cleared by writing in HSMCI_TDR)

- 0: The last data written in HSMCI_TDR has not yet been transferred in the Shift Register.
- 1: The last data written in HSMCI_TDR has been transferred in the Shift Register.

• BLKE: Data Block Ended (cleared on read)

This flag must be used only for Write Operations.

0: A data block transfer is not yet finished.

1: A data block transfer has ended, including the CRC16 Status transmission. The flag is set for each transmitted CRC Status.

Refer to the MMC or SD Specification for more details concerning the CRC Status.

• DTIP: Data Transfer in Progress (cleared at the end of CRC16 calculation)

0: No data transfer in progress.

1: The current data transfer is still in progress, including CRC16 calculation.

• NOTBUSY: HSMCI Not Busy

A block write operation uses a simple busy signalling of the write operation duration on the data (DAT0) line: during a data transfer block, if the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line (DAT0) to LOW. The card stops pulling down the data line as soon as at least one receive buffer for the defined data transfer block length becomes free.

Refer to the MMC or SD Specification for more details concerning the busy behavior.



For all the read operations, the NOTBUSY flag is cleared at the end of the host command.

For the Infinite Read Multiple Blocks, the NOTBUSY flag is set at the end of the STOP_TRANSMISSION host command (CMD12).

For the Single Block Reads, the NOTBUSY flag is set at the end of the data read block.

For the Multiple Block Reads with predefined block count, the NOTBUSY flag is set at the end of the last received data block.

The NOTBUSY flag allows to deal with these different states.

0: The HSMCI is not ready for new data transfer. Cleared at the end of the card response.

1: The HSMCI is ready for new data transfer. Set when the busy state on the data line has ended. This corresponds to a free internal data receive buffer of the card.

• ENDRX: End of RX Buffer (cleared by writing HSMCI_RCR or HSMCI_RNCR⁽¹⁾)

- 0: The Receive Counter Register has not reached 0 since the last write in HSMCI_RCR or HSMCI_RNCR.
- 1: The Receive Counter Register has reached 0 since the last write in HSMCI_RCR or HSMCI_RNCR.

• ENDTX: End of TX Buffer (cleared by writing HSMCI_TCR or HSMCI_TNCR⁽¹⁾)

0: The Transmit Counter Register has not reached 0 since the last write in HSMCI_TCR or HSMCI_TNCR.

1: The Transmit Counter Register has reached 0 since the last write in HSMCI_TCR or HSMCI_TNCR.

Note: BLKE and NOTBUSY flags can be used to check that the data has been successfully transmitted on the data lines and not only transferred from the PDC to the HSMCI Controller.

• SDIOIRQA: SDIO Interrupt for Slot A (cleared on read)

0: No interrupt detected on SDIO Slot A.

1: An SDIO Interrupt on Slot A occurred.

• SDIOWAIT: SDIO Read Wait Operation Status

- 0: Normal Bus operation.
- 1: The data bus has entered IO wait state.

• CSRCV: CE-ATA Completion Signal Received (cleared on read)

0: No completion signal received since last status read operation.

1: The device has issued a command completion signal on the command line.

• RXBUFF: RX Buffer Full (cleared by writing HSMCI_RCR or HSMCI_RNCR⁽¹⁾)

0: HSMCI_RCR or HSMCI_RNCR has a value other than 0.

1: Both HSMCI_RCR and HSMCI_RNCR have a value of 0.

• TXBUFE: TX Buffer Empty (cleared by writing HSMCI_TCR or HSMCI_TNCR⁽¹⁾)

0: HSMCI_TCR or HSMCI_TNCR has a value other than 0.

1: Both HSMCI_TCR and HSMCI_TNCR have a value of 0.

Note: BLKE and NOTBUSY flags can be used to check that the data has been successfully transmitted on the data lines and not only transferred from the PDC to the HSMCI Controller.

• RINDE: Response Index Error (cleared by writing in HSMCI_CMDR)

0: No error.

1: A mismatch is detected between the command index sent and the response index received.



39.7.13 PWM Interrupt Enable Register 2

Name:	PWM_IER2						
Address:	0x40020034						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	—	-	—	-	-	-
	-	-	-	-	-		-
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
	-		-		-		
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
_	_	—	—	UNRE	TXBUFE	ENDTX	WRDY

• WRDY: Write Ready for Synchronous Channels Update Interrupt Enable

- ENDTX: PDC End of TX Buffer Interrupt Enable
- TXBUFE: PDC TX Buffer Empty Interrupt Enable
- UNRE: Synchronous Channels Update Underrun Error Interrupt Enable
- CMPMx: Comparison x Match Interrupt Enable
- CMPUx: Comparison x Update Interrupt Enable



40.7 USB Device Port (UDP) User Interface

WARNING: The UDP peripheral clock in the Power Management Controller (PMC) must be enabled before any read/write operations to the UDP registers, including the UDP_TXVC register.

Offset	Register	Name	Access	Reset
0x000	Frame Number Register	UDP_FRM_NUM	Read-only	0x0000_0000
0x004	Global State Register	UDP_GLB_STAT	Read/Write	0x0000_0010
0x008	Function Address Register	UDP_FADDR	Read/Write	0x0000_0100
0x00C	Reserved	-	_	_
0x010	Interrupt Enable Register	UDP_IER	Write-only	
0x014	Interrupt Disable Register	UDP_IDR	Write-only	
0x018	Interrupt Mask Register	UDP_IMR	Read-only	0x0000_1200
0x01C	Interrupt Status Register	UDP_ISR	Read-only	_(1)
0x020	Interrupt Clear Register	UDP_ICR	Write-only	
0x024	Reserved	-	_	_
0x028	Reset Endpoint Register	UDP_RST_EP	Read/Write	0x0000_0000
0x02C	Reserved	-	_	_
0x030	Endpoint Control and Status Register 0	UDP_CSR0	Read/Write	0x0000_0000
0x030 + 0x4 * 7	Endpoint Control and Status Register 7	UDP_CSR7	Read/Write	0x0000_0000
0x050	Endpoint FIFO Data Register 0	UDP_FDR0	Read/Write	_(1)
0x050 + 0x4 * 7	Endpoint FIFO Data Register 7	UDP_FDR7	Read/Write	_(1)
0x070	Reserved	-	_	_
0x074	Transceiver Control Register	UDP_TXVC ⁽²⁾	Read/Write	0x0000_0100
0x078–0xFC	Reserved	-	_	_

Table 40-6. Register Mapping

Notes: 1. Reset values are not defined for UDP_ISR or UDP_FDRx. UDP_FDRs reflect Dual Port RAM memory locations which are not affected by any reset signals.

2. See Warning above the "Register Mapping" on this page.

Figure 44-36. SMC Timings - NRD Controlled Read and NWE Controlled Write

