

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	EBI/EMI, I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-VFBGA
Supplier Device Package	100-VFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4sd32ca-cfu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.4 Typical Powering Schematics

The SAM4S supports a 1.62–3.6 V single supply mode. The internal regulator input is connected to the source and its output feeds VDDCORE. Figure 5-2 below shows the power schematics.

As VDDIN powers the voltage regulator, the ADC, DAC and the analog comparator, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that this is different from Backup mode).

Figure 5-2. Single Supply



Note: Restrictions:

For USB, VDDIO needs to be greater than 3.0V. For ADC, DAC and Analog Comparator, VDDIN needs to be greater than 2.4V.

Figure 5-3. Core Externally Supplied



Note: Restrictions:

For USB, VDDIO needs to be greater than 3.0V. For ADC, DAC and Analog Comparator, VDDIN needs to be greater than 2.4V.

- 4. PIODCENx/PIODCx has priority over WKUPx. Refer to Section 31.5.13 "Parallel Capture Mode".
- 5. To select this extra function, refer to Section 42.5.3 "Analog Inputs".
- 6. To select this extra function, refer to "Section 31.5.13 "Parallel Capture Mode".

11.2.2 PIO Controller B Multiplexing

Table 11-3. Multiplexing on PIO Controller B (PIOB)

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWMH0			AD4/RTCOUT0 ⁽¹⁾		
PB1	PWMH1			AD5/RTCOUT1 ⁽¹⁾		
PB2	URXD1	NPCS2		AD6/WKUP12 ⁽²⁾		
PB3	UTXD1	PCK2		AD7 ⁽³⁾		
PB4	TWD1	PWMH2			TDI ⁽⁴⁾	
PB5	TWCK1	PWML0		WKUP13 ⁽²⁾	TDO/TRACESWO ⁽⁴⁾	
PB6					TMS/SWDIO ⁽⁴⁾	
PB7					TCK/SWCLK ⁽⁴⁾	
PB8					XOUT ⁽⁴⁾	
PB9					XIN ⁽⁴⁾	
PB10					DDM	
PB11					DDP	
PB12	PWML1				ERASE ⁽⁴⁾	
PB13	PWML2	PCK0		DAC0 ⁽⁵⁾		64-/100-pin versions
PB14	NPCS1	PWMH3		DAC1 ⁽⁵⁾		64-/100-pin versions

Notes: 1. Analog input has priority over RTCOUTx pin. See Section 16.5.8 "Waveform Generation".

- 2. WKUPx can be used if PIO controller defines the I/O line as "input".
- 3. To select this extra function, refer to Section 42.5.3 "Analog Inputs".
- 4. Refer to Section 6.2 "System I/O Lines".
- 5. DAC0 is selected when DACC_CHER.CH0 is set. DAC1 is selected when DACC_CHER.CH1 is set. See Section 43.7.3 "DACC Channel Enable Register".

Mnemonic	Operands	Description	Flags
SMULBB, SMULBT SMULTB, SMULTT	{Rd,} Rn, Rm	Signed Multiply (halfwords)	-
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply (32×32), 64-bit result	_
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	_
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed dual Multiply Subtract	_
SSAT	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	_
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	_
STM	Rn{!}, reglist	Store Multiple registers, increment after	_
STMDB, STMEA	Rn{!}, reglist	Store Multiple registers, decrement before	_
STMFD, STMIA	Rn{!}, reglist	Store Multiple registers, increment after	-
STR	Rt, [Rn, #offset]	Store Register word	_
STRB, STRBT	Rt, [Rn, #offset]	Store Register byte	_
STRD	Rt, Rt2, [Rn, #offset]	Store Register two words	_
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	_
STREXB	Rd, Rt, [Rn]	Store Register Exclusive byte	_
STREXH	Rd, Rt, [Rn]	Store Register Exclusive halfword	_
STRH, STRHT	Rt, [Rn, #offset]	Store Register halfword	_
STRT	Rt, [Rn, #offset]	Store Register word	-
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract	N,Z,C,V
SVC	#imm	Supervisor Call	-
SXTAB	{Rd,} Rn, Rm,{,ROR #}	Extend 8 bits to 32 and add	-
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	_
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	_
SXTB16	{Rd,} Rm {,ROR #n}	Signed Extend Byte 16	-
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-
ТВВ	[Rn, Rm]	Table Branch Byte	-
ТВН	[Rn, Rm, LSL #1]	Table Branch Halfword	-
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE

Table 12-13. Cortex-M4 Instructions (Continued)



12.6.4.2 LDR and STR, Immediate Offset

Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

Synta	ix						
	<pre>op{type}{cond} Rt, [Rn {, #offset}] ; immediate offset op{type}{cond} Rt, [Rn, #offset]! ; pre-indexed op{type}{cond} Rt, [Rn], #offset ; post-indexed opD{cond} Rt, Rt2, [Rn {, #offset}] ; immediate offset, two words opD{cond} Rt, Rt2, [Rn, #offset]! ; pre-indexed, two words opD{cond} Rt, Rt2, [Rn], #offset ; post-indexed, two words</pre>						
where	e:						
ор		is one of:					
	LDR	Load Register.					
	STR	Store Register.					
type		is one of:					
	В	unsigned byte, zero extend to 32 bits on loads.					
	SB	signed byte, sign extend to 32 bits (LDR only).					
	Н	unsigned halfword, zero extend to 32 bits on loads.					
	SH	signed halfword, sign extend to 32 bits (LDR only).					
	-	omit, for word.					
cond		is an optional condition code, see "Conditional Execution".					
Rt		is the register to load or store.					
Rn		is the register on which the memory address is based.					
offset	ffset is an offset from <i>Rn</i> . If <i>offset</i> is omitted, the address is the contents of <i>Rn</i> .						
Rt2	is the additional register to load or store for two-word operations.						
Opera	ation						
LDR instructions load one or two registers with a value from memory.							

L

STR instructions store one or two register values to memory.

Load and store instructions with immediate offset can use the following addressing modes:

Offset Addressing

The offset value is added to or subtracted from the address obtained from the register *Rn*. The result is used as the address for the memory access. The register Rn is unaltered. The assembly language syntax for this mode is:

[Rn, #offset]

Atmel

- If the instruction is conditional, it must be the last instruction in the IT block
- With the exception of the ADD{*cond*} PC, PC, Rm instruction, *Rn* can be PC only in ADD and SUB, and only with the additional restrictions:
 - The user must not specify the S suffix
 - The second operand must be a constant in the range 0 to 4095.
 - Note: When using the PC for an addition or a subtraction, bits[1:0] of the PC are rounded to 0b00 before performing the calculation, making the base address for the calculation word-aligned.
 - Note: To generate the address of an instruction, the constant based on the value of the PC must be adjusted. ARM recommends to use the ADR instruction instead of ADD or SUB with *Rn* equal to the PC, because the assembler automatically calculates the correct constant for the ADR instruction.

When *Rd* is PC in the ADD{*cond*} PC, PC, Rm instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Condition Flags

If S is specified, these instructions update the N, Z, C and V flags according to the result.

Examples

ADD	R2, R2	1, 1	R3	;	Sets t	he i	Elags	on	the	res	sult		
SUBS	R8, R6	б, ‡	#240	;	Subtra	acts	cont	ents	of	R4	from	12	80
RSB	R4, R4	4, ‡	#1280	;	Only e	execu	uted	if C	fla	ig s	set a	nd	Ζ
ADCHI	R11, H	R0,	R3	;	flag c	lear	r.						

Multiword Arithmetic Examples

The example below shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

64-bit Addition Example

ADDS R4, R0, R2 ; add the least significant words ADC R5, R1, R3 ; add the most significant words with carry

Multiword values do not have to use consecutive registers. The example below shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

96-bit Subtraction Example

SUBSR6, R6, R9; subtract the least significant wordsSBCSR9, R2, R1; subtract the middle words with carrySBCR2, R8, R11; subtract the most significant words with carry

12.6.5.2 AND, ORR, EOR, BIC, and ORN

Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.

Syntax

 $op{S}{cond} {Rd}, Rn, Operand2$

where:

op

is one of:

AND logical AND. ORR logical OR, or bit set. EOR logical Exclusive OR. BIC logical AND NOT, or bit clear.

ORN logical OR NOT.

Atmel

12.9.1.16	MemManage Fault Address Register								
Name:	SCB_MMFAR								
Access:	Read/Write								
31	30	29	28	27	26	25	24		
			ADDF	RESS					
23	22	21	20	19	18	17	16		
			ADDF	RESS					
15	14	13	12	11	10	9	8		
	ADDRESS								
7	6	5	4	3	2	1	0		
			ADDF	RESS					

The SCB_MMFAR contains the address of the location that generated a memory management fault.

ADDRESS: Memory Management Fault Generation Location Address

When the MMARVALID bit of the MMFSR subregister is set to 1, this field holds the address of the location that generated the memory management fault.

Notes: 1. When an unaligned access faults, the address is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size.

2. Flags in the MMFSR subregister indicate the cause of the fault, and whether the value in the SCB_MMFAR is valid. See "MMFSR: Memory Management Fault Status Subregister".

12.9.1.17	Bus Fault Address Register							
Name:	SCB_BFAR							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
			ADDI	RESS				
23	22	21	20	19	18	17	16	
			ADDI	RESS				
15	14	13	12	11	10	9	8	
			ADDI	RESS				
7	6	5	4	3	2	1	0	
			ADDI	RESS				

The SCB_BFAR contains the address of the location that generated a bus fault.

• ADDRESS: Bus Fault Generation Location Address

When the BFARVALID bit of the BFSR subregister is set to 1, this field holds the address of the location that generated the bus fault.

Notes: 1. When an unaligned access faults, the address in the SCB_BFAR is the one requested by the instruction, even if it is not the address of the fault.

2. Flags in the BFSR indicate the cause of the fault, and whether the value in the SCB_BFAR is valid. See "BFSR: Bus Fault Status Subregister".



The table below shows the encodings for the TEX, C, B, and S access permission bits.

TEX	С	в	S	Memory Type Shareability		Other Attributes
	0	0	x ⁽¹⁾	Strongly-ordered	Shareable	_
		1	x ⁽¹⁾	Device	Shareable	_
b000		0	0	Normal	Not shareable	Outer and inner write-through. No
0000	1		1		Shareable	while anocate.
	1	1	0	Normal	Not shareable	Outer and inner write-back. No write
			1		Shareable	anocate.
	0 0		0	Normal	Not shareable	Outer and inner noncacheable.
			1		Shareable	
		1	1 x ⁽¹⁾ Reserved encoding		g	_
b001		0) x ⁽¹⁾ Implementation defined attributes.		efined	_
	1		0	Normal	Not shareable	Outer and inner write-back. Write and
			1		Shareable	Teau anocate.
	0	0	x ⁽¹⁾	x ⁽¹⁾ Device Not shareable		Nonshared Device.
b010		1	x ⁽¹⁾	Reserved encodin	g	_
	1	x ⁽¹⁾	x ⁽¹⁾	Reserved encodin	g	_
b1BB	А	A	0	Normal	Not shareable	Cached memory BB = outer policy,
			1		Shareable	AA = Inner policy.

Table 12-36.TEX, C, B, and S Encoding

Note: 1. The MPU ignores the value of this bit.

Table 12-37 shows the cache policy for memory attribute encodings with a TEX value is in the range 4–7.

Table 12-37. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate



Figure 13-3. Application Test Environment Example



13.4 Debug and Test Pin Description

Table 13-1.	Debug and Test Signal List
-------------	----------------------------

Signal Name	Function	Туре	Active Level					
Reset/Test								
NRST	Microcontroller Reset	Input/Output	Low					
TST	Test Select	Input						
SWD/JTAG								
TCK/SWCLK	Test Clock/Serial Wire Clock	Input						
TDI	Test Data In	Input						
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output						
TMS/SWDIO	Test Mode Select/Serial Wire Input/Output	Input						
JTAGSEL	JTAG Selection	Input	High					

When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP.

Table 13-2. SWJ-DP Pin List

Pin Name	JTAG Port	Serial Wire Debug Port
TMS/SWDIO	TMS	SWDIO
TCK/SWCLK	тск	SWCLK
TDI	TDI	_
TDO/TRACESWO	TDO	TRACESWO (optional: trace)

SW-DP or JTAG-DP mode is selected when JTAGSEL is low. It is not possible to switch directly between SWJ-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

13.5.3.1 SW-DP and JTAG-DP Selection Mechanism

Debug port selection mechanism is done by sending specific **SWDIOTMS** sequence. The JTAG-DP is selected by default after reset.

- Switch from JTAG-DP to SW-DP. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on **SWDIOTMS** = 0111100111100111 (0x79E7 MSB first)
 - Send more than 50 **SWCLKTCK** cycles with **SWDIOTMS** = 1
- Switch from SWD to JTAG. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 0011110011100111 (0x3CE7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1

13.5.4 FPB (Flash Patch Breakpoint)

The FPB:

- Implements hardware breakpoints
- Patches code and data from code space to system space.

The FPB unit contains:

- Two literal comparators for matching against literal loads from Code space, and remapping to a corresponding area in System space.
- Six instruction comparators for matching against instruction fetches from Code space and remapping to a corresponding area in System space.
- Alternatively, comparators can also be configured to generate a Breakpoint instruction to the processor core on a match.

13.5.5 DWT (Data Watchpoint and Trace)

The DWT contains four comparators which can be configured to generate the following:

- PC sampling packets at set intervals
- PC or Data watchpoint packets
- Watchpoint event to halt core

16.6.8 RTC Status Clear Command Register

Name:	RTC_SCCR						
Address:	0x400E147C						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	_	_	_	-
23	22	21	20	19	18	17	16
_	-	-	_	_	_	_	-
15	14	13	12	11	10	9	8
_	-	_	-	-	-	-	_
7	6	5	4	3	2	1	0
_	-	TDERRCLR	CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

• ACKCLR: Acknowledge Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• ALRCLR: Alarm Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• SECCLR: Second Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TIMCLR: Time Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• CALCLR: Calendar Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TDERRCLR: Time and/or Date Free Running Error Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).



17.5 Watchdog Timer (WDT) User Interface

Offset	Register	Name	Access	Reset
0x00	Control Register	WDT_CR	Write-only	-
0x04	Mode Register	WDT_MR	Read/Write Once	0x3FFF_2FFF
0x08	Status Register	WDT_SR	Read-only	0x0000_0000

Table 17-1. Register Mapping

Atmel

- 1. Execute the 'Get GPNVM Bit' command by writing EEFC_FCR.FCMD with the GGPB command. Field EEFC_FCR.FARG is meaningless.
- 2. GPNVM bits can be read by the software application in EEFC_FRR. The first word read corresponds to the 32 first GPNVM bits, following reads provide the next 32 GPNVM bits as long as it is meaningful. Extra reads to EEFC_FRR return 0.

For example, if the third bit of the first word read in EEFC_FRR is set, the third GPNVM bit is active.

One error can be detected in EEFC_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Note: Access to the Flash in read is permitted when a 'Set GPNVM Bit', 'Clear GPNVM Bit' or 'Get GPNVM Bit' command is executed.

20.4.3.6 Calibration Bit

Calibration bits do not interfere with the embedded Flash memory plane.

The calibration bits cannot be modified.

The status of calibration bits are returned by the EEFC. The sequence is the following:

- 1. Execute the 'Get CALIB Bit' command by writing EEFC_FCR.FCMD with the GCALB command. Field EEFC_FCR.FARG is meaningless.
- 2. Calibration bits can be read by the software application in EEFC_FRR. The first word read corresponds to the first 32 calibration bits. The following reads provide the next 32 calibration bits as long as it is meaningful. Extra reads to EEFC_FRR return 0.

The 4/8/12 MHz fast RC oscillator is calibrated in production. This calibration can be read through the GCALB command. The following table shows the bit implementation for each frequency.

Table 20-5. Calibration Bit Indexes

RC Calibration Frequency	EEFC_FRR Bits
8 MHz output	[28–22]
12 MHz output	[38–32]

The RC calibration for the 4 MHz is set to '1000000'.

20.4.3.7 Security Bit Protection

When the security bit is enabled, access to the Flash through the SWD interface or through the Fast Flash Programming interface is forbidden. This ensures the confidentiality of the code programmed in the Flash.

The security bit is GPNVM0.

Disabling the security bit can only be achieved by asserting the ERASE pin at '1', and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

20.4.3.8 Unique Identifier Area

Each device is programmed with a 128 bits unique identifier area . See Figure 20-1 "Flash Memory Areas".

The sequence to read the unique identifier area is the following:

- 1. Execute the 'Start Read Unique Identifier' command by writing EEFC_FCR.FCMD with the STUI command. Field EEFC_FCR.FARG is meaningless.
- 2. Wait until the bit EEFC_FSR.FRDY falls to read the unique identifier area. The unique identifier field is located in the first 128 bits of the Flash memory mapping. The 'Start Read Unique Identifier' command reuses some addresses of the memory plane for code, but the unique identifier area is physically different from the memory plane for code.



20.5.3 EEFC Flash Status Register

Address:	0x400E0A08 (0), 0x400E0C08 (1	1)
----------	-------------------------------	----

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	—	Ι	Ι	—	—	Ι	-
15	14	13	12	11	10	9	8
_	-	Ι	Ι	-	-	Ι	-
7	6	5	4	3	2	1	0
_	—	Ι	Ι	FLERR	FLOCKE	FCMDE	FRDY

• FRDY: Flash Ready Status (cleared when Flash is busy)

- 0: The EEFC is busy.
- 1: The EEFC is ready to start a new command.

When set, this flag triggers an interrupt if the FRDY flag is set in EEFC_FMR.

This flag is automatically cleared when the EEFC is busy.

• FCMDE: Flash Command Error Status (cleared on read or by writing EEFC_FCR)

- 0: No invalid commands and no bad keywords were written in EEFC_FMR.
- 1: An invalid command and/or a bad keyword was/were written in EEFC_FMR.

• FLOCKE: Flash Lock Error Status (cleared on read)

- 0: No programming/erase of at least one locked region has happened since the last read of EEFC_FSR.
- 1: Programming/erase of at least one locked region has happened since the last read of EEFC_FSR.

This flag is automatically cleared when EEFC_FSR is read or EEFC_FCR is written.

• FLERR: Flash Error Status (cleared when a programming operation starts)

0: No Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has passed).

1: A Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has failed).



29.17.6 PMC Peripheral Clock Status Register 0

Name:	PMC_PCSR0						
Address:	0x400E0418						
Access:	Read-only						
31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
			-	-	-	-	-
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
			-	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	_

• PIDx: Peripheral Clock x Status

0: The corresponding peripheral clock is disabled.

1: The corresponding peripheral clock is enabled.

Note: PIDx refers to identifiers defined in the section "Peripheral Identifiers". Other peripherals status can be read in PMC_PCSR1 (Section 29.17.25 "PMC Peripheral Clock Status Register 1").



• RXBUFF: Receive Buffer Full Interrupt Disable

0: No effect.

1: Disables the Receive Buffer Full Interrupt.

• CP0: Compare 0 Interrupt Disable

0: No effect.

1: Disables the Compare 0 Interrupt.

• CP1: Compare 1 Interrupt Disable

0: No effect.

1: Disables the Compare 1 Interrupt.

• TXSYN: Tx Sync Interrupt Enable

0: No effect.

1: Disables the Tx Sync Interrupt.

• RXSYN: Rx Sync Interrupt Enable

0: No effect.

1: Disables the Rx Sync Interrupt.

37.7.6 TC Register A

Name: TC_RAx [x=0..2]

Address: 0x40010014 (0)[0], 0x40010054 (0)[1], 0x40010094 (0)[2], 0x40014014 (1)[0], 0x40014054 (1)[1], 0x40014094 (1)[2]

/		_0	o, noda, milo						
31	30	29	28	27	26	25	24		
			R	A					
23	22	21	20	19	18	17	16		
	RA								
15	14	13	12	11	10	9	8		
			R	A					
7	6	5	4	3	2	1	0		
			R	A					

Access: Read-only if TC_CMRx.WAVE = 0, Read/Write if TC_CMRx.WAVE = 1

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RA: Register A

RA contains the Register A value in real time.

IMPORTANT: For 16-bit channels, RA field size is limited to register bits 15:0.

30.14.7 HON	ICI BIOCK Register						
Name:	HSMCI_BLKR						
Address:	0x40000018						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			BLK	LEN			
23	22	21	20	19	18	17	16
			BLK	LEN			
15	14	13	12	11	10	9	8
			BC	NT			
7	6	5	4	3	2	1	0
			BC	NT			

• BCNT: MMC/SDIO Block Count - SDIO Byte Count

This field determines the number of data byte(s) or block(s) to transfer.

The transfer data type and the authorized values for BCNT field are determined by the TRTYP field in the HSMCI Command Register (HSMCI_CMDR).

When TRTYP = 1 (MMC/SDCARD Multiple Block), BCNT can be programmed from 1 to 65535, 0 corresponds to an infinite block transfer.

When TRTYP = 4 (SDIO Byte), BCNT can be programmed from 1 to 511, 0 corresponds to 512-byte transfer. Values in range 512 to 65536 are forbidden.

When TRTYP = 5 (SDIO Block), BCNT can be programmed from 1 to 511, 0 corresponds to an infinite block transfer. Values in range 512 to 65536 are forbidden.

<u>Warning</u>: In SDIO Byte and Block modes (TRTYP = 4 or 5), writing the 7 last bits of BCNT field with a value which differs from 0 is forbidden and may lead to unpredictable results.

BLKLEN: Data Block Length

20 44 7 LICMCI Disale Deviator

This field determines the size of the data block.

Bits 16 and 17 must be configured to 0 if FBYTE is disabled.

Note: In SDIO Byte mode, BLKLEN field is not used.

44.6 PLLA, PLLB Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDPLLR}	Supply Voltage Range		1.08	1.2	1.32	V

Table 44-34. Supply Voltage Phase Lock Loop Characteristics

Table 44-35. PLLA and PLLB Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IN}	Input Frequency		3	-	32	MHz
f _{оит}	Output Frequency		80	_	240	MHz
I _{PLL}	Current Consumption	Active mode @ 80 MHz @ 1.2V		0.94	1.2	mA
		Active mode @ 96 MHz @ 1.2V		1.2	1.5	
		Active mode @ 160 MHz @ 1.2V	_	2.1	2.5	
		Active mode @ 240 MHz @ 1.2V		3.34	4	
t _s	Settling Time			60	150	μs

48.3.3 Brownout Detector

Issue: Unpredictable Behavior if BOD is Disabled, VDDCORE is Lost and VDDIO is Connected

In active mode or in wait mode, if the Brownout Detector is disabled (SUPC_MR.BODDIS = 1) and power is lost on VDDCORE while VDDIO is powered, the device might not be properly reset and may behave unpredictably.

Workaround: When the Brownout Detector is disabled in active or in wait mode, VDDCORE always needs to be powered.

48.3.4 Low-power Mode

Issue: Unpredictable Behavior When Entering Sleep Mode

When entering Sleep mode, if an interrupt occurs during WFI or WFE (PMC_FSMR.LPM = 0) instruction processing, the ARM core may read an incorrect data, thus leading to unpredictable behavior of the software. This issue is not present in Wait mode.

Workaround: The following conditions must be met:

- 1. The interrupt vector table must be located in Flash.
- The Matrix slave interface for the Flash must be set to 'No default master'. This is done by setting the field DEFMSTR_TYPE to 0 in the register MATRIX_SCFG. The code example below can be used to program the NO_DEFAULT_MASTER state:

MATRIX_SCFG[2] = MATRIX_SCFG_SLOT_CYCLE(0xFF) | MATRIX_SCFG_DEFMSTR_TYPE(0x0); This must be done once in the software before entering Sleep mode.

48.3.5 PIO

Issue: PB4 Input Low-level Voltage Range

The undershoot is limited to -0.1V.

In normal operating conditions, the V_{II} minimum value on PB4 is limited to 0V.

Workaround: The voltage on PB4 with respect to ground must be in the range -0.1V to + VDDIO + 0.4V instead of -0.3V to + VDDIO + 0.4V for all other input pins, as shown in Table 44.1 "Absolute Maximum Ratings".

The minimum V_{IL} on PB4 must be 0V instead of -0.3V for all other input pins, as shown in Table 44.3 "DC Characteristics".

Atmel