



Welcome to **E-XFL.COM**


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	46
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2114fbd64-01-15

4. Block diagram



LPC2114_2124

5.2 Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
P0[0] to P0[31]		I/O	Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block. Pins 26 and 31 of port 0 are not available.
P0[0]/TXD0/	19	0	TXD0 — Transmitter output for UART0.
PWM1		0	PWM1 — Pulse Width Modulator output 1.
P0[1]/RXD0/	21	I	RXD0 — Receiver input for UART0.
PWM3/EINT0		0	PWM3 — Pulse Width Modulator output 3.
		I	EINT0 — External interrupt 0 input
P0[2]/SCL/	22	I/O	SCL — I ² C-bus clock input/output. Open-drain output (for I ² C-bus compliance).
CAP0[0]		I	CAP0[0] — Capture input for Timer 0, channel 0.
P0[3]/SDA/	26	I/O	SDA — I ² C-bus data input/output. Open-drain output (for I ² C-bus compliance).
MAT0[0]/EINT1		0	MAT0[0] — Match output for Timer 0, channel 0.
		I	EINT1 — External interrupt 1 input.
P0[4]/SCK0/	27	I/O	SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.
CAP0[1]		I	CAP0[1] — Capture input for Timer 0, channel 1.
P0[5]/MISO0/ MAT0[1]	29	I/O	MISO0 — Master In Slave OUT for SPI0. Data input to SPI master or data output from SPI slave.
		0	MAT0[1] — Match output for Timer 0, channel 1.
P0[6]/MOSI0/ 30 CAP0[2]		I/O	MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave.
		I	CAP0[2] — Capture input for Timer 0, channel 2.
P0[7]/SSEL0/	31	I	SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.
PWM2/EINT2		0	PWM2 — Pulse Width Modulator output 2.
		I	EINT2 — External interrupt 2 input.
P0[8]/TXD1/	33	0	TXD1 — Transmitter output for UART1.
PWM4		0	PWM4 — Pulse Width Modulator output 4.
P0[9]/RXD1/	34	I	RXD1 — Receiver input for UART1.
PWM6/EINT3		0	PWM6 — Pulse Width Modulator output 6.
		I	EINT3 — External interrupt 3 input.
P0[10]/RTS1/	35	0	RTS1 — Request to Send output for UART1.
CAP1[0]		I	CAP1[0] — Capture input for Timer 1, channel 0.
P0[11]/CTS1/	37	I	CTS1 — Clear to Send input for UART1.
CAP1[1]		I	CAP1[1] — Capture input for Timer 1, channel 1.
P0[12]/DSR1/	38	I	DSR1 — Data Set Ready input for UART1.
MAT1[0]		0	MAT1[0] — Match output for Timer 1, channel 0.
P0[13]/DTR1/	39	0	DTR1 — Data Terminal Ready output for UART1.
MAT1[1]		0	MAT1[1] — Match output for Timer 1, channel 1.
P0[14]/DCD1/	41	I	DCD1 — Data Carrier Detect input for UART1.
EINT1		I	EINT1 — External interrupt 1 input.
			Note: LOW on this pin while $\overline{\text{RESET}}$ is LOW forces on-chip bootloader to take control of the part after reset.
PC2114 2124			All information provided in this document is subject to lead disclaimers © NYPR V 2011 All rights research

Table 3. Pin description ...continued

Symbol		Pin	Type	Description
P0[15]/RI1	/EINT2	45	I	RI1 — Ring Indicator input for UART1.
			I	EINT2 — External interrupt 2 input.
P0[16]/EIN		46	I	EINT0 — External interrupt 0 input.
MAT0[2]/CAP0[2]		0	MAT0[2] — Match output for Timer 0, channel 2.	
			I	CAP0[2] — Capture input for Timer 0, channel 2.
P0[17]/CA		47	I	CAP1[2] — Capture input for Timer 1, channel 2.
SCK1/MAT	Г1[2]		I/O	SCK1 — Serial Clock for SPI1/SSP[1]. SPI clock output from master or input to slave.
			0	MAT1[2] — Match output for Timer 1, channel 2.
P0[18]/CA		53	1	CAP1[3] — Capture input for Timer 1, channel 3.
MISO1/MA	AT1[3]		I/O	MISO1 — Master In Slave Out for SPI1/SSP[1]. Data input to SPI master or data output from SPI slave.
			0	MAT1[3] — Match output for Timer 1, channel 3.
P0[19]/MA		54	0	MAT1[2] — Match output for Timer 1, channel 2.
MOSI1/CA	\P1[2]		I/O	MOSI1 — Master Out Slave In for SPI1/SSP $^{[1]}$. Data output from SPI master or data input to SPI slave.
			I	CAP1[2] — Capture input for Timer 1, channel 2.
P0[20]/MA		55	0	MAT1[3] — Match output for Timer 1, channel 3.
SSEL1/EIN	NT3		I	SSEL1 — Slave Select for SPI1/SSP[1]. Selects the SPI interface as a slave.
			I	EINT3 — External interrupt 3 input.
P0[21]/PW	/M5/	1	0	PWM5 — Pulse Width Modulator output 5.
CAP1[3]			I	CAP1[3] — Capture input for Timer 1, channel 3.
P0[22]/CAP0[0]/ 2 MAT0[0]		2	I	CAP0[0] — Capture input for Timer 0, channel 0.
			0	MAT0[0] — Match output for Timer 0, channel 0.
P0[23]		3	I/O	general purpose bidirectional digital port only
P0[24]		5	I/O	general purpose bidirectional digital port only
P0[25]		9	I/O	general purpose bidirectional digital port only
P0[27]/AIN		11	I	AIN0 — ADC, input 0. This analog input is always connected to its pin.
CAP0[1]/M	1AT0[1]		I	CAP0[1] — Capture input for Timer 0, channel 1.
			0	MAT0[1] — Match output for Timer 0, channel 1.
P0[28]/AIN		13	I	AIN1 — ADC, input 1. This analog input is always connected to its pin.
CAP0[2]/N	1AT0[2]		I	CAP0[2] — Capture input for Timer 0, channel 2.
			0	MAT0[2] — Match output for Timer 0, channel 2.
P0[29]/AIN		14	I	AIN2 — ADC, input 2. This analog input is always connected to its pin.
CAP0[3]/MAT0[3]			I	CAP0[3] — Capture input for Timer 0, Channel 3.
			0	MAT0[3] — Match output for Timer 0, channel 3.
P0[30]/AIN		15	I	AIN3 — ADC, input 3. This analog input is always connected to its pin.
EINT3/CAI	P0[0]		I	EINT3 — External interrupt 3 input.
			I	CAP0[0] — Capture input for Timer 0, channel 0.
P1[0] to P1	1[31]		I/O	Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the Pin Connect Block. Pins 0 through 15 of port 1 are not available.

Table 3. Pin description ...continued

Symbol	Pin	Туре	Description
V _{DDA(1V8)}	63	I	analog 1.8 V core power supply; this is the power supply voltage for internal circuitry. This should be nominally the same voltage as $V_{DD(1V8)}$ but should be isolated to minimize noise and error.
V _{DD(3V3)}	23, 43, 51	I	3.3 V pad power supply; this is the power supply voltage for the I/O ports
V _{DDA(3V3)}	7	I	analog 3.3 V pad power supply; this should be nominally the same voltage as $V_{\text{DD}(3V3)}$ but should be isolated to minimize noise and error

^[1] SSP interface available on LPC2114/01 and LPC2124/01 only.

Single-chip 16/32-bit microcontrollers

However, the ISP flash erase command can be executed at any time (no matter whether the CRP is on or off). Removal of CRP is achieved by erasure of full on-chip user flash. With the CRP off, full access to the chip via the JTAG and/or ISP is restored.

6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8 bit, 16 bit, and 32 bit. The LPC2114/2124 provide 16 kB of static RAM.


6.4 Memory map

The LPC2114/2124 memory maps incorporate several distinct regions, as shown in Figure 3.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in <u>Section 6.17</u> "System control".

LPC2114/2124

Single-chip 16/32-bit microcontrollers



6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt reQuest (FIQ), vectored Interrupt reQuest (IRQ), and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Single-chip 16/32-bit microcontrollers

Table 4. Interrupt sources ...continued

Block	Flag(s)	VIC channel #
System Control	External Interrupt 0 (EINT0)	14
	External Interrupt 1 (EINT1)	15
	External Interrupt 2 (EINT2)	16
	External Interrupt 3 (EINT3)	17
ADC	ADC	18

^[1] SSP interface available on LPC2114/01 and LPC2124/01 only.

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

6.7 General purpose parallel I/O (GPIO) and Fast I/O

Device pins that are not connected to a specific peripheral function are controlled by the parallel I/O registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

6.7.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- · Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

6.7.2 Features added with the Fast GPIO set of registers available on LPC2114/2124/01 only

- Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All Fast GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs).

6.8 10-bit ADC

The LPC2114/2124 each contain a single 10-bit successive approximation analog to digital converter with four multiplexed channels.

14 of 42

Single-chip 16/32-bit microcontrollers

the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus; it can be controlled by more than one bus master connected to it.

The I^2C -bus implemented in LPC2114/2124 supports a bit rate up to 400 kbit/s (Fast I^2C -bus).

6.10.1 Features

- Standard I²C-bus compliant interface.
- Easy to configure as Master, Slave, or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus may be used for test and diagnostic purposes.

6.11 SPI serial I/O controller

The LPC2114/2124 each contain two SPIs. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

6.11.1 Features

- Compliant with Serial Peripheral Interface (SPI) specification.
- Synchronous, Serial, Full Duplex communication.
- Combined SPI master and slave.
- Maximum data bit rate of ½ of the input clock rate.

6.11.2 Features available in LPC2114/2124/01 only

- Eight to 16 bits per frame.
- When the SPI interface is used in Master mode, the SSELn pin is not needed (can be used for a different function).

6.13.2 Features available in LPC2114/2124/01 only

- Timer can count cycles of either the peripheral clock (PCLK) or an externally supplied clock.
- When counting cycles of an externally supplied clock only one of timer's capture
 inputs can be selected as the timer's clock. The rate of such a clock is limited to
 PCLK / 4. Duration of HIGH/LOW levels on the selected CAPn input can not be
 shorter than 1 / (2PCLK).

6.14 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

6.14.1 Features

- · Internally resets chip if not periodically reloaded.
- · Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from (T_{cy(PCLK)} × 256 × 4) to (T_{cy(PCLK)} × 2^{32} × 4) in multiples of T_{cy(PCLK)} × 4.

6.15 Real-time clock

The RTC is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

6.15.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Programmable reference clock divider allows adjustment of the RTC to match various crystal frequencies.

LPC2114/2124

Single-chip 16/32-bit microcontrollers

6.17.7 Power control

The LPC2114/2124 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

A Power Control for Peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

6.17.8 APB bus

The APB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first is to provide peripherals with the desired PCLK via APB bus so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the APB bus may be slowed down to $\frac{1}{2}$ to $\frac{1}{4}$ of the processor clock rate. Because the APB bus must work properly at power-up (and its timing cannot be altered if it does not work since the APB divider control registers reside on the APB bus), the default condition at reset is for the APB bus to run at $\frac{1}{4}$ of the processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

6.18 Emulation and debugging

The LPC2114/2124 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1. This means that all communication, timer and interface peripherals residing on Port 0 are available during the development and debugging phase as they are when the application is run in the embedded system itself.

6.18.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug

22 of 42

Single-chip 16/32-bit microcontrollers

communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate.

6.18.2 Embedded trace

Since the LPC2114/2124 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The ETM provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

6.18.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC (Debug Communications Channel), which is present in the EmbeddedICE logic. The LPC2114/2124 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.

23 of 42

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2]	-0.5	+2.5	V
V _{DD(3V3)}	supply voltage (3.3 V)		[3]	-0.5	+3.6	V
V _{DDA(3V3)}	analog supply voltage (3.3 V)			-0.5	+4.6	V
V _{IA}	analog input voltage			-0.5	+5.1	V
VI	input voltage	5 V tolerant I/O pins	[4][5]	-0.5	+6.0	V
		other I/O pins	[4][6]	-0.5	$V_{DD(3V3)} + 0.5$	V
I _{DD}	supply current		[7][8]	-	100	mA
I _{SS}	ground current		[8][9]	-	100	mA
Tj	junction temperature			-	150	°C
T _{stg}	storage temperature		[10]	-65	+150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V _{esd}	electrostatic discharge voltage	human body model	[11]			
		all pins		-2000	+2000	V
		machine model	[12]			
		all pins		-200	+200	V

[1] The following applies to <u>Table 5</u>:


- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- [2] Internal rail.
- [3] External rail.
- [4] Including voltage on outputs in 3-state mode.
- [5] Only valid when the $V_{\text{DD}(3V3)}$ supply voltage is present.
- [6] Not to exceed 4.6 V.
- [7] Per supply pin.
- [8] The peak current is limited to 25 times the corresponding maximum current.
- [9] Per ground pin.
- [10] Dependent on package type.
- [11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 $k\Omega$ series resistor.
- [12] Machine model: equivalent to discharging a 200 pF capacitor through a 0.75 μ H coil and a 10 Ω series resistor.


 Table 6.
 Static characteristics ...continued


 $T_{amb} = -40$ °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>^[1]</u>	Max	Unit
Power c	onsumption LPC2114, LPC2	114/00, LPC2124, LPC2124/0	0				
I _{DD(act)}	active mode supply current	$V_{DD(1V8)} = 1.8 \text{ V};$ $CCLK = 60 \text{ MHz};$ $T_{amb} = 25 \text{ °C};$ code while(1){} executed from flash; all peripherals enabled via PCONP[11] register but not configured to run		-	60	-	mA
I _{DD(pd)}	Power-down mode supply current	$V_{DD(1V8)} = 1.8 \text{ V};$ $T_{amb} = 25 \text{ °C}$		-	10	-	μА
		V _{DD(1V8)} = 1.8 V; T _{amb} = 85 °C		-	110	500	μА
Power c	onsumption LPC2114/01 and	I LPC2124/01					
I _{DD(act)} acti	active mode supply current	$V_{DD(1V8)} = 1.8 \text{ V};$ CCLK = 60 MHz; $T_{amb} = 25 ^{\circ}C; \text{ code}$		-	40	-	mA
		while(1){}					
		executed from flash; all peripherals enabled via PCONP ^[11] register but not configured to run					
I _{DD(idle)}	Idle mode supply current	V _{DD(1V8)} = 1.8 V; CCLK = 60 MHz; T _{amb} = 25 °C; executed from flash; all peripherals enabled via PCONP ^[11] register but not configured to run		-	6.5	-	mA
I _{DD(pd)}	Power-down mode supply current	$V_{DD(1V8)} = 1.8 \text{ V};$ $T_{amb} = 25 ^{\circ}\text{C}$		-	10	-	μА
		$V_{DD(1V8)} = 1.8 \text{ V};$ $T_{amb} = 85 ^{\circ}\text{C}$		-	110	500	μΑ
I ² C-bus	pins						
V_{IH}	HIGH-state input voltage			$0.7V_{DD(3V3)}$	-	-	V
V_{IL}	LOW-state input voltage			-	-	0.3V _{DD(3V3)}	V
V _{hys}	hysteresis voltage			-	0.05V _{DD(3V3)}	-	V
V_{OL}	LOW-state output voltage	I _{OLS} = 3 mA	[7]	-	-	0.4	V
I _{LI}	input leakage current	$V_I = V_{DD(3V3)}$	[12]	-	2	4	μΑ
		V _I = 5 V		-	10	22	μΑ

26 of 42







9. Dynamic characteristics

Table 9. Dynamic characteristics


 $T_{amb} = -40$ °C to +85 °C for industrial applications; $V_{DD(1V8)}$, $V_{DD(3V3)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
External clo	ck					
f _{osc}	oscillator frequency	supplied by an external oscillator (signal generator)	1	-	50	MHz
		external clock frequency supplied by an external crystal oscillator	1	-	30	MHz
		external clock frequency if on-chip PLL is used	10	-	25	MHz
		external clock frequency if on-chip bootloader is used for initial code download	10	-	25	MHz
T _{cy(clk)}	clock cycle time		20	-	1000	ns
t _{CHCX}	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t _{CLCX}	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns
Port pins (ex	ccept P0[2] and P0[3])					
t _r	rise time		-	10	-	ns
t _f	fall time		-	10	-	ns
I ² C-bus pins	(P0[2] and P0[3])					
t _f	fall time	V_{IH} to V_{IL}	[2] 20 + 0.1 × C _b	-	-	ns

^[1] Parameters are valid over operating temperature range unless otherwise specified.

^[2] Bus capacitance C_b in pF, from 10 pF to 400 pF.


9.1 Timing



10. Package outline

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm

SOT314-2



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE REFERENCES					EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT314-2	136E10	MS-026				00-01-19 03-02-25

Fig 15. Package outline SOT314-2 (LQFP64)

LPC2114_2124 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved

11. Abbreviations

Table 10. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
CPU	Central Processing Unit
DAC	Digital-to-Analog Converter
DCC	Debug Communications Channel
FIFO	First In, First Out
GPIO	General Purpose Input/Output
I/O	Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

Single-chip 16/32-bit microcontrollers

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com