

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	19
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0412pj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

iloa

Introduction

Zilog's Z8 Encore! XP[®] MCU product family is a line of Zilog microcontrollers based on the 8-bit eZ8 CPU. Z8 Encore! XP[®] F0822 Series of MCUs adds Flash memory to Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming allows faster development time and program changes in the field. The new eZ8 CPU is upward-compatible with the existing Z8[®] CPU instructions. The rich peripheral set of the Z8 Encore! XP[®] F0822 Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices and sensors.

Features

The Z8 Encore! XP[®] F0822 Series features:

- 20MHz eZ8 CPU core
- Up to 8KB Flash with in-circuit programming capability
- 1 KB Register RAM
- Optional 2- to 5-channel, 10-bit Analog-to-Digital Converter (ADC)
- Full-duplex 9-bit Universal Asynchronous Receiver/Transmitter (UART) with bus transceiver Driver Enable Control
- Inter-Integrated Circuit (I²C)
- Serial Peripheral Interface (SPI)
- Infrared Data Association (IrDA)-compliant infrared encoder/decoders
- Two 16-bit timers with Capture, Compare, and PWM capability
- Watchdog Timer (WDT) with internal RC oscillator
- 11 to 19 Input/Output pins depending upon package
- Up to 19 interrupts with configurable priority
- On-Chip Debugger (OCD)
- Voltage Brown-Out (VBO) protection
- Power-On Reset (POR)
- Crystal oscillator with three power settings and RC oscillator option
- 2.7V to 3.6V operating voltage with 5V-tolerant inputs
- 20-pin and 28-pin packages

Embedded in Life

Address Space

The eZ8 CPU accesses three distinct address spaces:

- The Register File contains addresses for the general-purpose registers and the eZ8 CPU, Peripheral, and GPIO Port Control registers
- The Program Memory contains addresses for all memory locations having executable code and/or data
- The Data Memory contains addresses for all memory locations that hold data only

These three address spaces are covered briefly in the following sections. For more information about the eZ8 CPU and its address space, refer to the <u>eZ8 CPU Core User Manual</u> (<u>UM0128</u>), which is available for download at <u>www.zilog.com</u>.

Register File

The Register File address space in the Z8 Encore! XP[®] F0822 Series is 4KB (4096 bytes). It is composed of two sections: Control registers and General-Purpose registers. When instructions are executed, registers are read from when defined as sources and written to when defined as destinations. The architecture of the eZ8 CPU allows all general-purpose registers to function as accumulators, address pointers, index registers, stack areas, or scratch pad memory.

The upper 256 bytes of the 1KB Register File address space is reserved for control of the eZ8 CPU, the on-chip peripherals, and the I/O ports. These registers are located at addresses from F00H to FFFH. Some of the addresses within the 256-byte Control Register section is reserved (unavailable). Reading from the reserved Register File addresses returns an undefined value. Writing to reserved Register File addresses is not recommended by Zilog because it can produce unpredictable results.

The on-chip RAM always begins at address 000H in the Register File address space. Z8 Encore! XP[®] F0822 Series contains 1KB of on-chip RAM. Reading from Register File addresses outside the available RAM addresses (and not within the control register address space) returns an undefined value. Writing to these Register File addresses produces no effect.

Ife 23

00

voltage threshold (V_{POR}), the POR Counter is enabled and counts 66 cycles of the WDT oscillator. After the POR counter times out, the XTAL Counter is enabled to count a total of 16 system clock pulses. The device is held in the Reset state until both the POR Counter and XTAL counter have timed out. After the Z8 Encore! XP[®] F0822 Series device exits the POR state, the eZ8 CPU fetches the Reset vector. Following POR, the POR status bit in the Watchdog Timer Control Register (WDTCTL) is set to 1.

Figure 6 displays POR operation. See the <u>Electrical Characteristics</u> chapter on page 176 for the POR threshold voltage (V_{POR}).




Figure 6. Power-On Reset Operation

Voltage Brown-Out Reset

The devices in Z8 Encore! $XP^{\textcircled{B}}$ F0822 Series provides low-voltage brown-out protection. The VBO circuit senses when the supply voltage drops to an unsafe level (below the VBO threshold voltage) and forces the device into the Reset state. While the supply voltage remains below the POR voltage threshold (V_{POR}), the VBO block holds the device in the Reset state.

After the supply voltage again exceeds the POR voltage threshold, the device progresses through a full System Reset sequence as described in the POR section. Following POR,

Embedded in Life An TXYS Company 24

the POR status bit in the Watchdog Timer Control Register (WDTCTL) is set to 1. Figure 7 displays the VBO operation. See the <u>Electrical Characteristics</u> chapter on page 176 for the VBO and POR threshold voltages (V_{VBO} and V_{POR}).

The VBO circuit can be either enabled or disabled during STOP Mode. Operation during STOP Mode is set by the VBO_AO option bit. For information about configuring VBO_AO, see the <u>Option Bits</u> chapter on page 155.




Figure 7. Voltage Brown-Out Reset Operation

Watchdog Timer Reset

If the device is in NORMAL or HALT Mode, WDT initiates a System Reset at time-out, if the WDT_RES option bit is set to 1. This setting is the default (unprogrammed) setting of the WDT_RES option bit. The WDT status bit in the WDT Control Register is set to signify that the reset was initiated by the WDT.

External Pin Reset

The RESET pin contains a Schmitt-triggered input, an internal pull-up, an analog filter, and a digital filter to reject noise. After the RESET pin is asserted for at least 4 system

Iloa

27

Low-Power Modes

Z8 Encore! XP[®] F0822 Series products contain power-saving features. The highest level of power reduction is provided by STOP Mode. The next level of power reduction is provided by the HALT Mode.

STOP Mode

Execution of the eZ8 CPU's stop instruction places the device into STOP Mode. In STOP Mode, the operating characteristics are:

- Primary crystal oscillator is stopped; the X_{IN} pin is driven High and the X_{OUT} pin is driven Low
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- If enabled for operation in STOP Mode, the WDT and its internal RC oscillator continue to operate
- If enabled for operation in STOP Mode through the associated option bit, the VBO protection circuit continues to operate
- All other on-chip peripherals are idle

To minimize current in STOP Mode, WDT must be disabled and all GPIO pins configured as digital inputs must be driven to one of the supply rails (V_{CC} or GND). The device can be brought out of STOP Mode using Stop Mode Recovery. For more information about Stop Mode Recovery, see the <u>Reset and Stop Mode Recovery</u> chapter on page 21.

Caution: STOP Mode must not be used when driving the Z8F082x family devices with an external clock driver source.

HALT Mode

Execution of the eZ8 CPU's HALT instruction places the device into HALT Mode. In HALT Mode, the operating characteristics are:

• Primary crystal oscillator is enabled and continues to operate

ilog Embedded in Life An DIXYS Company 41

Priority	Program Memory Vector Address	Interrupt Source
Highest	0002H	Reset (not an interrupt)
	0004H	WDT (see the Watchdog Timer chapter on page 70)
	0006H	Illegal Instruction Trap (not an interrupt)
	0008H	Reserved
	000AH	Timer 1
	000CH	Timer 0
	000EH	UART 0 receiver
	0010H	UART 0 transmitter
	0012H	l ² C
	0014H	SPI
	0016H	ADC
	0018H	Port A7, rising or falling input edge
	001AH	Port A6, rising or falling input edge
	001CH	Port A5, rising or falling input edge
	001EH	Port A4, rising or falling input edge
	0020H	Port A3, rising or falling input edge
	0022H	Port A2, rising or falling input edge
	0024H	Port A1, rising or falling input edge
	0026H	Port A0, rising or falling input edge
	0028H	Reserved
	002AH	Reserved
	002CH	Reserved
	002EH	Reserved
	0030H	Port C3, both input edges
	0032H	Port C2, both input edges
	0034H	Port C1, both input edges
Lowest	0036H	Port C0, both input edges

Table 24. Interrupt Vectors in Order of Priority



• Writing a 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a Disable Interrupt (DI) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a trap instruction
- Illegal instruction trap

Interrupt Vectors and Priority

The interrupt controller supports three levels of interrupt priority. Level 3 is the highest priority, Level 2 is the second highest priority, and Level 1 is the lowest priority. If all of the interrupts were enabled with identical interrupt priority (all as Level 2 interrupts), then interrupt priority would be assigned from highest to lowest as specified in <u>Table 24</u>. Level 3 interrupts always have higher priority than Level 2 interrupts which in turn always have higher priority than Level 1 interrupt priority level (Level 1, Level 2, or Level 3), priority is assigned as specified in <u>Table 24</u>. A Reset, WDT interrupt (if enabled), and an Illegal Instruction Trap will always have the highest priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the Interrupt Request Register is cleared until the next interrupt occurs. Writing a 0 to the corresponding bit in the Interrupt Request Register likewise clears the interrupt request.

Caution: Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

Example 1. A poor coding style that can result in lost interrupt requests:

LDX r0, IRQ0 AND r0, MASK LDX IRQ0, r0






Figure 21. SPI Configured as a Master in a Single Master, Multiple Slave System




Figure 22. SPI Configured as a Slave

SPI Control Register

The SPI Control Register, shown in Table 65, configures the SPI for transmit and receive operations.

Table 65. SPI Control Register (SPICTL)

Bit	7	6	5	4	3	2	1	0		
Field	IRQE	STR	BIRQ	PHASE	CLKPOL	WOR	MMEN	SPIEN		
RESET		0								
R/W				R	W					
Address				F6	1H					
Bit	Descriptio	n								
[7] IRQE	Interrupt R 0 = SPI inte	equest Ena	isabled. No		quests are sent t					
[6] STR	 Start an SPI Interrupt Request 0 = No effect. 1 = Setting this bit to 1 also sets the IRQ bit in the SPI Status Register to 1. Setting this bit forces the SPI to send an interrupt request to the Interrupt Control. This bit can be used by software for a function similar to transmit buffer empty in a UART. Writing a 1 to the IRQ bit in the SPI Status Register clears this bit to 0. 							be used by		
[5] BIRQ	If the SPI is 0 = BRG tir	r Interrupt F enabled, th ner function ner function	is bit has no is disabled.		e SPI is disa re enabled.	bled:				
[4] PHASE		ase relation			lock. For mo Polarity Conti					
[3] CLKPOL	Clock Polarity									
[2] WOR	 Wire-OR (Open-Drain) Mode Enabled 0 = SPI signal pins not configured for open-drain. 1 = All four SPI signal pins (SCK, SS, MISO, MOSI) configured for open-drain function. This setting is typically used for multimaster and/or multislave configurations. 						tion. This			
[1] MMEN	0 = SPI cor	SPI MASTER Mode Enable 0 = SPI configured in SLAVE Mode. 1 = SPI configured in MASTER Mode.								
[0] SPIEN	SPI Enable 0 = SPI disa 1 = SPI ena	abled.								

ilog[®] Embedded in Life

An IXYS Company



Option Bits

Option bits allow user configuration of certain aspects of Z8 Encore! XP[®] F0822 Series operation. The feature configuration data is stored in Flash memory and read during Reset. Features available for control through the option bits are:

- Watchdog Timer time-out response selection-interrupt or Reset
- Watchdog Timer enabled at Reset
- The ability to prevent unwanted read access to user code in Flash memory
- The ability to prevent accidental programming and erasure of all or a portion of the user code in Flash memory
- Voltage Brown-Out configuration is always enabled or disabled during STOP Mode to reduce STOP Mode power consumption
- Oscillator Mode selection for high-, medium- and low-power crystal oscillators, or external RC oscillator

Operation

This section describes the type and configuration of the programmable Flash option bits.

Option Bit Configuration By Reset

During any reset operation (System Reset, Reset or Stop Mode Recovery), the option bits are automatically read from Flash memory and written to Option Configuration registers. The Option Configuration registers control operation of the devices within the Z8 Encore! XP[®] F0822 Series. Option bit control is established before the device exits Reset and the eZ8 CPU begins code execution. The Option Configuration registers are not part of the Register File and are not accessible for read or write access. Each time the option bits are programmed or erased, the device must be Reset for the change to take place (Flash version only).

Option Bit Address Space

The first two bytes of Flash memory at addresses 0000H (shown in Table 90) and 0001H (shown in Table 91) are reserved for the user-programmable option bits. The byte at Program memory address 0000H configures user options. The byte at Flash memory address 0001H is reserved for future use and must remain in its unprogrammed state.

> ilog mbedded in Life

S Company

171

OCD Status Register

The OCD Status Register, shown in Table 95, reports status information about the current state of the debugger and the system.

Table 95. OCD Status Register (OCDSTAT)

Bit	7	6	5	4	3	2	1	0	
Field	IDLE	HALT	RPEN	Reserved					
RESET		0							
R/W				R					
	Description								

Bit	Description
[7]	CPU Idling
IDLE	This bit is set if the part is in DEBUG Mode (DBGMODE is 1), or if a BRK instruction occurred
	since the last time OCDCTL was written. This can be used to determine if the CPU is running
	or if it is idling.
	0 = The eZ8 CPU is running.
	1 = The eZ8 CPU is either stopped or looping on a BRK instruction.
[6]	HALT Mode
HALT	0 = The device is not in HALT Mode.
	1 = The device is in HALT Mode.
[5]	Read Protect Option Bit Enabled
RPEN	0 = The Read Protect option bit is disabled (1).
	1 = The Read Protect option bit is enabled (0), disabling many OCD commands.
[4:0]	Reserved
	These bits are reserved and must be programmed to 00000.

184

Figure 46 displays the maximum current consumption in STOP Mode with the VBO disabled and Watchdog Timer enabled plotted opposite the power supply voltage. All GPIO pins are configured as outputs and driven High. Disabling the Watchdog Timer and its internal RC oscillator in STOP Mode will provide some additional reduction in STOP Mode current consumption. This small current reduction is indistinguishable on the scale of Figure 46.




Figure 46. Maximum STOP Mode I_{DD} with VBO Disabled vs. Power Supply Voltage

187

ilog[®]

Table 101 provides information about the external RC oscillator electrical characteristics and timing, and Table 102 provides information about the Flash memory electrical characteristics and timing.

		T _A =	–40°C to 1			
Symbol	Parameter	Minimum	Typical*	Maximum	Units	Conditions
V _{DD}	Operating Voltage Range	2.70	-	-	V	
R _{EXT}	External Resistance from X_{IN} to V_{DD}	40	45	200	kΩ	
C _{EXT}	External Capacitance from X_{IN} to V_{SS}	0	20	1000	pF	
F _{OSC}	External RC Oscillation Frequency	-	-	4	MHz	
2.7	hen using the external RC oscill V, but before the power supply as soon as the supply voltage	drops to the v	oltage brow	•	•	

Table 101. External RC Oscillator Electrical Characteristics and Timing

Table 102. Flash Memory	v Electrical	Characteristics	and Timing
	y Liecuicai	Characteristics	and mining

		_{DD} = 2.7–3. –40°C to 1			
Parameter	Minimum	Typical	Maximum	Units	Notes
Flash Byte Read Time	50	_	_	μs	
Flash Byte Program Time	20	_	40	μs	
Flash Page Erase Time	10	_	_	ms	
Flash Mass Erase Time	200	-	_	ms	
Writes to Single Address Before Next Erase	-	-	2		
Flash Row Program Time	-	_	8	ms	Cumulative program time for single row cannot exceed limit before next erase. This param- eter is only an issue when bypassing the Flash Controller.
Data Retention	100	_	_	years	25°C
Endurance	10,000	-	_	cycles	Program/erase cycles

Embedded in Life

190

Table 105 lists ADC electrical characteristics and timing data.

Table 105. Analog-to-Digital Converter Electrical Characteristics and Timing
--

		V _D T _A =	_D = 3.0–3. –40°C to 1	6 V 105°C		Conditions	
Symbol	Parameter	Minimum	Typical	Maximum	Units		
	Resolution	10	-	-	bits	External V _{REF} = 3.0V	
	Differential Nonlinearity (DNL)	-0.25	-	0.25	lsb	Guaranteed by design	
	Integral Nonlinearity (INL)	-2.0	-	2.0	lsb	External $V_{REF} = 3.0 V$	
	DC Offset Error	-35	-	25	mV	80-pin QFP and 64-pin LQFP packages.	
V _{REF}	Internal Reference Voltage	1.9	2.0	2.4	V	$V_{DD} = 3.0-3.6V$ $T_A = -40^{\circ}C \text{ to } 105^{\circ}C$	
VC _{REF}	Voltage Coefficient of Internal Reference Voltage	-	78	-	mV/V	V_{REF} variation as a function of $\text{AV}_{\text{DD}}.$	
TC _{REF}	Temperature Coefficient of Internal Reference Voltage	-	1	-	mV/°C		
	Single-Shot Conversion Period		5129		cycles	System clock cycles	
	Continuous Conversion Period		256		cycles	System clock cycles	
R _S	Analog Source Impedance	-	-	150	Ω	Recommended	
Zin	Input Impedance		150		ΚΩ	20MHz system clock. Input impedance increases with lower sys- tem clock frequency.	
V _{REF}	External Reference Voltage			AV _{DD}	V	$AV_{DD} \le V_{DD}$. When using an external refer- ence voltage, decoupling capacitance should be placed from V _{REF} to AV_{SS} .	
I _{REF}	Current draw into V _{REF} pin when driving with external source.		25.0	40.0	μA		

dded in Life

An IXYS Company

191

General Purpose I/O Port Input Data Sample Timing

Figure 48 displays timing of the GPIO Port input sampling. Table 106 lists the GPIO port input timing.




Figure 48. Port Input Sample Timing

Table 106. GPIO Port Input Timing

		Delay (ns)	
Parameter	Abbreviation	Minimum	Maximum
T _{S_PORT}	Port Input Transition to X _{IN} Fall Setup Time (not pictured)	5	-
T _{H_PORT}	X _{IN} Fall to Port Input Transition Hold Time (not pictured)	5	-
T _{SMR}	GPIO Port Pin Pulse Width to Insure Stop Mode Recovery (for GPIO port pins enabled as SMR sources)	1µs	



194

SPI MASTER Mode Timing

Figure 51 and Table 109 provide timing information for SPI MASTER Mode pins. Timing is shown with SCK rising edge used to source MOSI output data, SCK falling edge used to sample MISO input data. Timing on the SS output pin(s) is controlled by software.




Figure 51. SPI MASTER Mode Timing

		Delay (ns)				
Parameter	Abbreviation	Minimum	Maximum			
SPI MASTE	R					
T.	SCK Rise to MOSI output Valid Delay	-5	+5			

Table 109. SPI MASTER Mode Timing

 SPI MASTER

 T1
 SCK Rise to MOSI output Valid Delay
 -5
 +5

 T2
 MISO input to SCK (receive edge) Setup Time
 20

 T3
 MISO input to SCK (receive edge) Hold Time
 0

195

n IXYS Company

SPI SLAVE Mode Timing

Figure 52 and Table 110 provide timing information for the SPI SLAVE Mode pins. Timing is shown with SCK rising edge used to source MISO output data, SCK falling edge used to sample MOSI input data.






Table 110. SPI SLAVE Mode Timing

		Delay (ns)		
Parameter	Abbreviation	Minimum	Maximum	
SPI SLAVE				
T ₁	SCK (transmit edge) to MISO output Valid Delay	2 * X _{IN} period	3 * X _{IN} period + 20ns	
T ₂	MOSI input to SCK (receive edge) Setup Time	0		
T ₃	MOSI input to SCK (receive edge) Hold Time	3 * X _{IN} period		
T ₄	SS input assertion to SCK setup	1 * X _{IN} period		


Z8 Encore! XP [®]	F0822 Series
Product	Specification
	iloa

196

Embedded in Life

An IXYS Company

I²C Timing






Figure 53. I²C Timing

Table 111. I ² C Timing	Table	111.	I ² C	Timing
------------------------------------	-------	------	------------------	--------

	Delay (ns)		
Abbreviation	Minimum	Maximum	
SCL Fall to SDA output delay	SCL period/4		
SDA Input to SCL rising edge Setup Time	0		
SDA Input to SCL falling edge Hold Time	0		
	SCL Fall to SDA output delay SDA Input to SCL rising edge Setup Time	Abbreviation Minimum SCL Fall to SDA output delay SCL p SDA Input to SCL rising edge Setup Time 0	



240

Hex Address: FC5

Table 177. IRQ1 Enable Low Bit Register (IRQ1ENL)

Bit	7	6	5	4	3	2	1	0		
Field	PA7ENL	PA6ENL	PA5ENL	PA4ENL	PA3ENL	PA2ENL	PA1ENL	PA0ENL		
RESET		0								
R/W		R/W								
Address				FC	5H					

Hex Address: FC6

Table 178. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field	Reserved PC3I PC2I PC1I F							PC0I
RESET	0							
R/W	R/W							
Address				FC	6H			

Hex Address: FC7

Table 179. IRQ2 Enable High Bit Register (IRQ2ENH)

Bit	7	6	5	4	3	2	1	0	
Field		Rese	erved	C3ENH	C2ENH	C1ENH	C0ENH		
RESET	0								
R/W	R/W								
Address				FC	7H				

Hex Address: FC8

Table 180. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0	
Field		Rese	erved		C3ENL	C2ENL	C1ENL	C0ENL	
RESET	0								
R/W		R/W							
Address				FC	8H				



250

G

gated mode 69 general-purpose I/O 29 GPIO 4.29 alternate functions 29 architecture 29 control register definitions 31 input data sample timing 191 interrupts 31 port A-C pull-up enable sub-registers 38 port A-H address registers 32 port A-H alternate function sub-registers 34 port A-H control registers 33 port A-H data direction sub-registers 33 port A-H high drive enable sub-registers 36 port A-H input data registers 38 port A-H output control sub-registers 35 port A-H output data registers 39 port A-H stop mode recovery sub-registers 37 port availability by device 29 port input timing 191 port output timing 192

Н

H 202 HALT 206 halt mode 27, 206 hexadecimal number prefix/suffix 202

I

I2C 4
10-bit address read transaction 126
10-bit address transaction 123
10-bit addressed slave data transfer format 123
10-bit receive data format 126
7-bit address transaction 121
7-bit address, reading a transaction 125
7-bit addressed slave data transfer format 120, 121, 122
7-bit receive data transfer format 125
baud high and low byte registers 132, 133, 135

C status register 129, 233 control register definitions 128 controller 115 controller signals 10 interrupts 117 operation 116 SDA and SCL signals 117 stop and start conditions 119 I2CBRH register 132, 133, 135, 234 I2CBRL register 133, 234 I2CCTL register 131, 233 I2CDATA register 129, 233 I2CSTAT register 129, 233 IM 201 immediate data 201 immediate operand prefix 202 **INC 204** increment 204 increment word 204 **INCW 204** indexed 202 indirect address prefix 202 indirect register 201 indirect register pair 201 indirect working register 201 indirect working register pair 201 infrared encoder/decoder (IrDA) 97 instruction set, ez8 CPU 199 instructions ADC 204 **ADCX 204** ADD 204 **ADDX 204** AND 207 **ANDX 207** arithmetic 204 **BCLR 205 BIT 205** bit manipulation 205 block transfer 205 **BRK 207 BSET 205** BSWAP 205, 208 **BTJ 207**